## Am27C256

## DISTINCTIVE CHARACTERISTICS

- Fast access time
- 55 ns

■ Low power consumption

- $20 \mu \mathrm{~A}$ typical CMOS standby current
- JEDEC-approved pinout

■ Single +5 V power supply

- $\pm \mathbf{1 0 \%}$ power supply tolerance available
- $100 \%$ Flashrite programming
- Typical programming time of 4 seconds
- Latch-up protected to $\mathbf{1 0 0 ~ m A ~ f r o m ~ - ~} \mathbf{1 V}$ to

Vcc +1 V
■ High noise immunity

- Versatile features for simple interfacing
- Both CMOS and TTL input/output compatibility
- Two line control functions

■ Standard 28-pin DIP, PDIP, 32-pin TSOP and PLCC packages

## GENERAL DESCRIPTION

The Am27C256 is a 256K-bit ultraviolet erasable programmable read-only memory. It is organized as 32 K words by 8 bits per word, operates from a single +5 V supply, has a static standby mode, and features fast single address location programming. Products are available in windowed ceramic DIP packages as well as plastic one time programmable (OTP) PDIP, TSOP, and PLCC packages.
Typically, any byte can be accessed in less than 55 ns , allowing operation with high-performance microprocessors without any WAIT states. The Am27C256 offers separate Output Enable ( $\overline{\mathrm{OE}}$ ) and Chip Enable ( $\overline{\mathrm{CE}}$ )
controls, thus eliminating bus contention in a multiple bus microprocessor system.
AMD's CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 80 mW in active mode, and $100 \mu \mathrm{~W}$ in standby mode.
All signals are TTL levels, including programming signals. Bit locations may be programmed singly, in blocks, or at random. The Am27C256 supports AMD's Flashrite programming algorithm ( $100 \mu$ s pulses) resulting in typical programming time of 4 seconds.

## BLOCK DIAGRAM



PRODUCT SELECTOR GUIDE

| Family Part No. | Am27C256 |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Ordering Part No: <br> Vcc $\pm 5 \%$ <br> Vcc $\pm 10 \%$ |  |  |  |  |  |  |  |
|  | $\mathbf{- 5 5}$ | $\mathbf{- 7 0}$ | $\mathbf{- 9 0}$ | $\mathbf{- 1 2 0}$ | $\mathbf{- 1 5 0}$ | $\mathbf{- 2 0 0}$ |  |
| Max Access Time (ns) | 55 | 70 | 90 | 120 | 150 | 200 | 250 |
| $\overline{\mathrm{CE}}(\overline{\mathrm{E}})$ Access Time (ns) | 55 | 70 | 90 | 120 | 150 | 200 | 250 |
| $\overline{\mathrm{OE}}(\overline{\mathrm{G}})$ Access Time (ns) | 35 | 40 | 40 | 50 | 50 | 50 | 50 |

## CONNECTION DIAGRAMS

Top View


## PLCC


$08007 \mathrm{H}-3$

## Notes:

1. JEDEC nomenclature is in parentheses.

CONNECTION DIAGRAM


## Standard Pinout

PIN DESIGNATIONS
A0-A14 = Address Inputs
$\overline{C E}(\overline{\mathrm{E}}) \quad=$ Chip Enable
DQ0-DQ7 = Data Inputs/Outputs
$\overline{\mathrm{OE}}(\overline{\mathrm{G}}) \quad=$ Output Enable Input
Vcc $\quad=V_{c c}$ Supply Voltage
VPP $=$ Program Voltage Input
Vss $=$ Ground
DU
= Don't Use

LOGIC SYMBOL


## ORDERING INFORMATION

## UV EPROM Products

AMD Standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:
AM27C256

| Valid Combinations |  |
| :---: | :---: |
| AM27C256-55 | DC, DCB, DI, DIB |
| AM27C256-70 | DC, DCB, DI, DIB, DE, DEB |
| AM27C256-90 |  |
| AM27C256-120 |  |
| AM27C256-150 |  |
| AM27C256-200 |  |
| AM27C256-255 | DC, DCB, DI, DIB |

## Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

## ORDERING INFORMATION

## OTP Products

AMD Standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

```
\begin{tabular}{lll} 
AM27C256 \\
\hline
\end{tabular}
DEVICE NUMBER
Am27C256
256 Kilobit (32,768 x 8-Bit) CMOS OTP EPROM
```

| Valid Combinations |  |
| :---: | :---: |
| AM27C256-55 | JC, PC, EC |
| AM27C256-70 |  |
| AM27C256-90 | JC, PC, EC, |
| AM27C256-120 |  |
| AM27C256-150 |  |
| AM27C256-200 |  |
| AM27C256-255 |  |

## Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

## FUNCTIONAL DESCRIPTION

## Erasing the Am27C256

In order to clear all locations of their programmed contents, it is necessary to expose the Am27C256 to an ultraviolet light source. A dosage of $15 \mathrm{~W} \mathrm{sec} / \mathrm{cm}^{2}$ is required to completely erase an Am27C256. This dosage can be obtained by exposure to an ultraviolet ampwavelength of $2537 \AA$ —with intensity of $12,000 \mu \mathrm{~W} / \mathrm{cm}^{2}$ for 15 to 20 minutes. The Am27C256 should be directly under and about one inch from the source and all filters should be removed from the UV light source prior to erasure.
It is important to note that the Am27C256 and similar devices will erase with light sources having wavelengths shorter than $4000 \AA$. Although erasure times will be much longer than with UV sources at $2537 \AA$, exposure to fluorescent light and sunlight will eventually erase the Am27C256 and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package window should be covered by an opaque label or substance.

## Programming the Am27C256

Upon delivery or after each erasure the Am27C256 has all 262,144 bits in the "ONE" or HIGH state. "ZEROs" are loaded into the Am27C256 through the procedure of programming.
The programming mode is entered when 12.75 V $\pm 0.25 \mathrm{~V}$ is applied to the $\mathrm{V}_{\mathrm{PP}}$ pin, $\overline{\mathrm{OE}}$ is at $\mathrm{V}_{\mathrm{IH}}$, and $\overline{\mathrm{CE}}$ is at $\mathrm{V}_{\text {IL }}$.
For programming, the data to be programmed is applied 8 bits in parallel to the data output pins.
The Flashrite algorithm reduces programming time by using $100 \mu$ s programming pulses and by giving each address only as many pulses as is necessary in order to reliably program the data. After each pulse is applied to a given address, the data in that address is verified. If the data does not verify, additional pulses are given until it verifies or the maximum is reached. This process is repeated while sequencing through each address of the Am27C256. This part of the algorithm is done at $\mathrm{V}_{\mathrm{CC}}=6.25 \mathrm{~V}$ to assure that each EPROM bit is programmed to a sufficiently high threshold voltage. After the final address is completed, the entire EPROM memory is verified at $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{PP}}=5.25 \mathrm{~V}$.
Please refer to Section 6 for programming flow chart and characteristics.

## Program Inhibit

Programming of multiple Am27C256 in parallel with different data is also easily accomplished. Except for $\overline{\mathrm{CE}}$, all like inputs of the parallel Am27C256 may be common. A TTL low-level program pulse applied to an Am27C256 $\overline{\mathrm{CE}}$ input with $\mathrm{V}_{\mathrm{PP}}=12.75 \mathrm{~V} \pm 0.25 \mathrm{~V}$, and
$\overline{\mathrm{OE}}$ High will program that Am27C256. A high-level $\overline{\mathrm{CE}}$ input inhibits the other Am27C256 devices from being programmed.

## Program Verify

A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify should be performed with $\overline{\mathrm{OE}}$ at $\mathrm{V}_{\mathrm{IL}}, \overline{\mathrm{CE}}$ at $\mathrm{V}_{\mathrm{IH}}$, and $V_{\text {PP }}$ between 12.5 V to 13.0 V .

## Auto Select Mode

The auto select mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the $25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}$ ambient temperature range that is required when programming the Am27C256.
To activate this mode, the programming equipment must force $12.0 \mathrm{~V} \pm 0.5 \mathrm{~V}$ on address like A 9 of the Am27C256. Two identifier bytes may then be sequenced from the device outputs by toggling address line $A 0$ from $V_{I L}$ to $\mathrm{V}_{\mathrm{IH}}$. All other address lines must be held at $\mathrm{V}_{\mathrm{IL}}$ during auto select mode.

Byte $0\left(\mathrm{~A} 0=\mathrm{V}_{\mathrm{IL}}\right)$ represents the manufacturer code, and byte $1\left(\mathrm{~A} 0=\mathrm{V}_{\mathrm{IH}}\right)$, the device code. For the Am27C256, these two identifier bytes are given in the Mode Select Table. All identifiers for manufacturer and device codes will possess odd parity, with the MSB (DQ7) defined as the parity bit.

## Read Mode

The Am27C256 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable ( $\overline{\mathrm{CE}})$ is the power control and should be used for device selection. Output Enable ( $\overline{\mathrm{OE}}$ ) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time ( $\mathrm{t}_{\mathrm{ACC}}$ ) is equal to the delay from $\overline{\mathrm{CE}}$ to output ( $\mathrm{t}_{\mathrm{CE}}$ ). Data is available at the outputs toe after the falling edge of $\overline{\mathrm{OE}}$, assuming that $\overline{\mathrm{CE}}$ has been LOW and addresses have been stable for at least $t_{\text {Acc- }}$-toe.

## Standby Mode

The Am27C256 has a CMOS standby mode which reduces the maximum $V_{c c}$ current to $100 \mu \mathrm{~A}$. It is placed in CMOS-standby when $\overline{\mathrm{CE}}$ is at $\mathrm{V}_{\mathrm{cc}} \pm 0.3 \mathrm{~V}$. The Am27C256 also has a TTL-standby mode which reduces the maximum $V_{c c}$ current to 1.0 mA . It is placed in TTL-standby when $\overline{\mathrm{CE}}$ is at $\mathrm{V}_{\mathrm{IH}}$. When in standby mode, the outputs are in a high-impedance state, independent of the $\overline{\mathrm{OE}}$ input.

## Output OR-Tieing

To accommodate multiple memory connections, a twoline control function is provided to allow for:

- Low memory power dissipation

■ Assurance that output bus contention will not occur It is recommended that $\overline{\mathrm{CE}}$ be decoded and used as the primary device-selecting function, while $\overline{O E}$ be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

## System Applications

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a $0.1-\mu \mathrm{F}$ ceramic capacitor (high frequency, low inherent inductance) should be used on each device between $\mathrm{V}_{\mathrm{Cc}}$ and $\mathrm{V}_{\mathrm{SS}}$ to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on EPROM arrays, a $4.7-\mu \mathrm{F}$ bulk electrolytic capacitor should be used between $V_{c c}$ and $V_{\text {ss }}$ for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

## MODE SELECT TABLE

| Mode Pins |  | $\overline{C E}$ | $\overline{O E}$ | A0 | A9 | Vpp | Outputs |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Read |  | VIL | VIL | X | X | X | Dout |
| Output Disable |  | X | $\mathrm{V}_{\mathrm{IH}}$ | X | X | X | High-Z |
| Standby (TTL) |  | $\mathrm{V}_{\mathrm{IH}}$ | X | X | X | X | High-Z |
| Standby (CMOS) |  | $\mathrm{Vcc} \pm 0.3 \mathrm{~V}$ | X | X | X | X | High-Z |
| Program |  | VIL | $\mathrm{V}_{\mathrm{IH}}$ | X | X | $\mathrm{V}_{\mathrm{PP}}$ | Din |
| Program Verify |  | $\mathrm{V}_{\mathrm{IH}}$ | VIL | X | X | $V_{\text {PP }}$ | Dout |
| Program Inhibit |  | VIH | VIH | X | X | $V_{\text {PP }}$ | High-Z |
| Auto Select (Note 3) | Manufacturer Code | VIL | VIL | VIL | VH | X | 01H |
|  | Device Code | VIL | VIL | VIH | $\mathrm{V}_{\mathrm{H}}$ | X | 10H |

## Notes:

1. $V_{H}=12.0 \mathrm{~V} \pm 0.5 \mathrm{~V}$
2. $X=$ Either $V_{I H}$ or $V_{I L}$
3. $A 1-A 8=A 10-A 14=V_{I L}$
4. See DC Programming Characteristics for VPP voltage during programming.

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature
OTP Products . . . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
All Other Products . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature
with Power Applied . . . . . . . . . . . . . $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Voltage with Respect To Vss
All pins except A9, Vpp, $V_{c c}$
(Note 1) . . . . . . . . . . . . . . -0.6 V to $\mathrm{Vcc}+0.5 \mathrm{~V}$
A9 and $V_{P P}$ (Note 2) . . . . . . . . . -0.6 V to +13.5 V
VCc . . . . . . . . . . . . . . . . . . . . . $\quad-0.6 \mathrm{~V}$ to +7.0 V

## Notes:

1. Minimum DC voltage on input or I/O pins is -0.5 V . During transitions, the inputs may overshoot Vss to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input andl/O pins is $V_{c c}+0.5 \mathrm{~V}$ which may overshoot to $V_{c c}+2.0 \mathrm{~V}$ for periods up to 20 ns .
2. For $A 9$ and $V_{P P}$ the minimum $D C$ input is -0.5 V. During transitions, $A 9$ and $V_{P P}$ may overshoot $V_{\text {ss }}$ to -2.0 V for periods of up to 20 ns . $A 9$ and $V_{\text {PP }}$ must not exceed 13.5 V for any period of time.

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.

## OPERATING RANGES

## Commercial (C) Devices

Ambient Temperature ( $\mathrm{T}_{\mathrm{A}}$ ) $\ldots . . . .0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
Industrial (I) Devices
Ambient Temperature ( $\mathrm{T}_{\mathrm{A}}$ ) $\ldots . .-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Extended Commercial ( E ) Devices
Ambient Temperature ( $\mathrm{T}_{\mathrm{A}}$ ) $\ldots .-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

## Supply Read Voltages

$V_{\text {cc }}$ for Am27C256-XX5 . . . . . +4.75 V to +5.25 V
Vcc for Am27C256-XX0 . . . . +4.50 V to +5.50 V
Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified.
(Notes 1, 2 and 4)

| Parameter Symbol | Parameter Description | Test Conditions |  | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Voh | Output HIGH Voltage | $\mathrm{IOH}=-400 \mu \mathrm{~A}$ |  | 2.4 |  | V |
| Vol | Output LOW Voltage | $\mathrm{loL}=2.1 \mathrm{~mA}$ |  |  | 0.45 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  |  | 2.0 | Vcc +0.5 | V |
| VIL | Input LOW Voltage |  |  | -0.5 | +0.8 | V |
| ILI | Input Load Current | $\mathrm{VIN}=0 \mathrm{~V}$ to +Vcc |  |  | 1.0 | $\mu \mathrm{A}$ |
| ILO | Output Leakage Current | Vout $=0 \mathrm{~V}$ to +Vcc | C/I Devices |  | 1.0 | $\mu \mathrm{A}$ |
|  |  |  | E Devices |  | 5.0 |  |
| IcC1 | Vcc Active Current (Note 3) | $\begin{aligned} & \overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL},} \mathrm{f}=10 \mathrm{MHz}, \\ & \text { IOUT }=0 \mathrm{~mA} \end{aligned}$ |  |  | 25 | mA |
| Icc2 | Vcc TTL Standby Current | $\overline{\mathrm{CE}}=\mathrm{V} \mathrm{IH}$ |  |  | 1.0 | mA |
| Icc3 | Vcc CMOS Standby Current | $\overline{\mathrm{CE}}=\mathrm{Vcc} \pm 0.3 \mathrm{~V}$ |  |  | 100 | $\mu \mathrm{A}$ |
| IPP1 | VPP Current During Read | $\overline{\mathrm{CE}}=\overline{\mathrm{OE}}=\mathrm{V}$ IL, V PP $=\mathrm{VCC}$ |  |  | 100 | $\mu \mathrm{A}$ |

## Notes:

1. $V_{C C}$ must be applied simultaneously or before $V_{P P}$, and removed simultaneously or after VPP.
2. Caution: The Am27C256 must not be removed from (or inserted into) a socket when VCC or VPP is applied.
3. ICC1 is tested with $\overline{\mathrm{OE}}=V_{I H}$ to simulate open outputs.
4. Minimum DC Input Voltage is -0.5 V . During transitions, the inputs may overshoot to -2.0 V for periods less than 20 ns. Maximum DC Voltage on output pins is Vcc +0.5 V , which may overshoot to Vcc +2.0 V for periods less than 20 ns.


Figure 1. Typical Supply Current vs. Frequency
$\mathrm{V}_{\mathrm{cc}}=5.5 \mathrm{~V}, \mathrm{~T}=25^{\circ} \mathrm{C}$
08007H-6


Figure 2. Typical Supply Current vs. Temperature
$\mathrm{Vcc}=5.5 \mathrm{~V}, \mathrm{f}=10 \mathrm{MHz}$

CAPACITANCE

| Parameter Symbol | Parameter Description | Test Conditions | CDV028 |  | PL 032 |  | PD 028 |  | TS 032 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Typ | Max | Typ | Max | Typ | Max | Typ | Max |  |
| CIN | Input Capacitance | V IN $=0$ | 8 | 12 | 8 | 12 | 6 | 10 | 10 | 12 | pF |
| Cout | Output Capacitance | Vout $=0$ | 8 | 12 | 8 | 12 | 8 | 10 | 12 | 14 | pF |

## Notes:

1. This parameter is only sampled and not $100 \%$ tested.
2. $T_{A}=+25^{\circ} \mathrm{C}, f=1 \mathrm{MHz}$.

## SWITCHING CHARACTERISTICS over operating range unless otherwise specified

 (Notes 1, 3 and 4)| Parameter Symbols |  | Parameter Description | Test Conditions |  | Am27C256 |  |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| JEDEC | Standard |  |  |  | -55 | -70 | -90 | -120 | -150 | -200 | -255 |  |
| tavav | tacc | Address to | $\begin{aligned} & \overline{\mathrm{CE}}=\overline{\mathrm{OE}}= \\ & \mathrm{V} \mathrm{IL} \end{aligned}$ | Min | - | - | - | - | - | - | - |  |
|  |  | Output Delay |  | Max | 55 | 70 | 90 | 120 | 150 | 200 | 250 | ns |
| telqv | tce | Chip Enable to Output Delay | $\overline{\mathrm{OE}}=\mathrm{VIL}$ | Min | - | - | - | - | - | - | - |  |
|  |  |  |  | Max | 55 | 70 | 90 | 120 | 150 | 200 | 250 | ns |
| tglav | toe | Output Enable to Output Delay | $\overline{\mathrm{CE}}=\mathrm{V}_{\text {IL }}$ | Min | - | - | - | - | - | - | - |  |
|  |  |  |  | Max | 35 | 40 | 40 | 50 | 50 | 50 | 50 | ns |
| tehqZ, <br> tGHQZ | $\begin{gathered} \text { tdF } \\ \text { (Note 2) } \end{gathered}$ | Chip Enable HIGH or Output Enable HIGH, whichever comes first, to Output Float |  | Min | - | - | - | - | - | - | - |  |
|  |  |  |  | Max | 25 | 25 | 25 | 30 | 30 | 30 | 30 | ns |
| taxQx | tor | Output Hold from Addresses, $\overline{\mathrm{CE}}$, or $\overline{\mathrm{OE}}$, whichever occurred first |  | Min | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |
|  |  |  |  | Max | - | - | - | - | - | - | - | ns |

## Notes:

1. VCC must be applied simultaneously or before VPP, and removed simultaneously or after VPP.
2. This parameter is only sampled and not $100 \%$ tested.
3. Caution: The Am27C256 must not be removed from (or inserted into) a socket or board when VPP or VCC is applied.
4. For the -55 and -70 :

Output Load: 1 TTL gate and $C_{L}=30 \mathrm{pF}$ Input Rise and Fall Times: 20 ns
Input Pulse Levels: 0 V to 3 V Timing Measurement Reference Level: 1.5 V for inputs and outputs
For all other versions:
Output Load:
1 TTL gate and $C_{L}=100 \mathrm{pF}$ Input Rise and Fall Times: 20 ns Input Pulse Levels: 0.45 V to 2.4 V Timing Measurement Reference Level: 0.8 V and 2 V inputs and outputs

$C L=100 \mathrm{pF}$ including jig capacitance ( 30 pF for $-55,-70$ )

## SWITCHING TEST WAVEFORM



AC Testing: Inputs are driven at 2.4 V for a logic "1" and 0.45 V for a logic " 0 ". Input pulse rise and fall times are $\leq 20 \mathrm{~ns}$.


08007H-9
AC Testing: Inputs are driven at 3.0 V for a logic " 1 " and 0 V for a logic " 0 ". Input pulse rise and fall times are $\leq 20 \mathrm{~ns}$ for -55 and -70 .

## KEY TO SWITCHING TEST WAVEFORMS

| WAVEFORM | INPUTS <br> Must Be <br> Steady | OUTPUTS <br> Will Be <br> Steady |
| :--- | :--- | :--- |

## SWITCHING WAVEFORMS



1. $\overline{\mathrm{OE}}$ may be delayed up to $t_{A C C}-$ toE $^{2}$ after the falling edge of the addresses without impact on $t_{A C C}$.
2. tDF is specified from $\overline{\mathrm{OE}}$ or $\overline{\mathrm{CE}}$, whichever occurs first.

# Copyright © Each Manufacturing Company. 

All Datasheets cannot be modified without permission.

This datasheet has been download from : www.AllDataSheet.com

## 100\% Free DataSheet Search Site.

Free Download.
No Register.
Fast Search System.
www.AllDataSheet.com

