

### Description

The μPD8041AH and μPD8741A are programmable peripheral interface controllers intended for use in master/slave configurations with 8048, 8080A, 8085A, 8086, and other 8- and 16-bit microprocessors. The μPD8041AH/8741A functions as a totally self-sufficient controller with its own program and data memory to effectively unburden the master CPU from I/O handling and peripheral control functions.

The bus structure and data and status registers of the μPD8041AH/8741A allow easy interface to the master processor bus. This enables the processor to perform control tasks which offload main system processing and more efficiently distribute processing functions.

The μPD8041AH/8741A contains an 8-bit CPU, 1K × 8 program memory, 64 × 8 data memory, 18 I/O lines, a counter/timer, and a clock generator. The program memory for the μPD8041AH is factory mask-programmed, while program memory for the μPD8741A is UV EPROM for more flexibility.


### Features

- Complete single chip microcomputer
  - 8-bit CPU
  - 1K × 8 ROM
  - 64 × 8 RAM
  - 8-bit timer/counter
  - 18 I/O lines
- 8048-, 8080A-, 8085A-, 8086-compatible bus structure
- Asynchronous slave-to-master interface
  - 8-bit status register
  - Two data registers
- Interrupt, DMA, or polled operation
- Expandable I/O
- Single +5 V power supply

### Ordering Information

Part Number	Package Type	Max Frequency of Operation
μPD8041AH	40-pin plastic DIP	11 MHz
μPD8741AD	40-pin cerdip with quartz window	6 MHz

### Pin Configuration



83-002894A

4

### Pin Identification

No.	Symbol	Function
1	T0	Testable input 0
2	XTAL1	Crystal input 1
3	XTAL2	Crystal input 2
4	RESET	Reset input
5	SS	Single step input
6	CS	Chip select input
7	EA	External access input
8	RD	Read strobe input
9	A0	Address input 0
10	WR	Write strobe output
11	SYNC	SYNC output
12-19	D0-D7	Bidirectional data bus
20	VSS	Ground potential
21-24, 35-38	P20-P27	Quasi-bidirectional Port 2
25	PROG	Program pulse output
26	V <sub>DD</sub>	Programming supply voltage
27-34	P10-P17	Quasi-bidirectional Port 1
39	T1	Testable input 1
40	VCC	Primary power supply

## **Pin Functions**

### **XTAL1(Crystal 1)**

XTAL1 is one side of the crystal or external oscillator or external frequency source.

### **XTAL2(Crystal 2)**

XTAL2 is the other side of the crystal or frequency source.

### **T0 (Test 0)**

T0 is the testable input using conditional transfer functions JT0, and JNT0. T0 can also be used during programming as a testable flag.

### **T1 (Test 1)**

T1 is the testable input using conditional transfer functions JT1 and JNT1. T1 can be made the counter/timer input using the STRT CNT instruction.

### **RESET (Reset)**

An active low on RESET initializes the processor. RESET is also used for PROM programming, verification, and power-down.

### **SS (Single Step)**

An active low on SS, together with the SYNC output, allows the processor to single step through each instruction in program memory.

### **EA (External Access)**

An active high on EA disables internal program memory and fetches and accesses external program memory.

### **RD (Read)**

RD will pulse low when the processor reads data and status words from the data bus buffer or status register.

### **WR (Write)**

WR will pulse low when the processor writes data or status words to the data bus buffer or status register.

### **D0-D7 (Data Bus)**

D0-D7 is a three-state, bidirectional data bus. D0-D7 interfaces the  $\mu$ PD8041AH/8741A to the 8-bit master system's data bus.

### **P10-P17 (Port 1)**

P10-P17 is an 8-bit quasi-bidirectional port.

### **P20-P27 (Port 2)**

P20-P27 is an 8-bit quasi-bidirectional port. P20-P23 output the high-order four bits of the address during an external program memory fetch. P20-P23 also function as a 4-bit I/O bus for the  $\mu$ PD82C43 I/O port expander. P24-P27 can be used as port lines or interrupt requests (IBF and OBF) and DMA handshake signals (DRQ and DACK).

### **PROG (Program Pulse)**

PROG is used in programming the  $\mu$ PD8041AH/8741A. PROG is also used as an output pulse during a fetch when interfacing with the  $\mu$ PD82C43 I/O port expander.

### **Vcc (Primary Power Supply)**

Vcc is the primary power supply. Vcc must be +5 V during programming and operation of the  $\mu$ PD8041AH.


### **Vdd (Programming Supply Voltage)**

Vdd is the programming supply voltage for programming the  $\mu$ PD8741AH. It is +5 V for normal operation of the  $\mu$ PD8041AH/8741A. Vdd is also the low power standby input for the ROM version.

### **Vss (Ground)**

Vss is ground potential.

## Block Diagram



## Absolute Maximum Ratings

 $T_A = 25^\circ\text{C}$ 

Power supply voltage, $V_{CC}$	-0.5 V to +7.0 V
Power supply voltage, $V_{DD}$	-0.5 V to +7.0 V
Input voltage, $V_{IN}$	-0.5 V to +7.0 V
Output voltage, $V_O$	-0.5 V to +7.0 V
Operating temperature, $T_{OPT}$	0°C to +70°C
Storage temperature, $T_{STG}$	-65°C to +150°C

**Comment:** Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of the specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## Capacitance

 $T_A = 25^\circ\text{C}$ 

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Input capacitance	$C_I$			10	pF	
Output capacitance	$C_{IO}$			20	pF	

**$\mu$ PD8041AH,  $\mu$ PD8741A****DC Characteristics** $T_A = 0^\circ\text{C}$  to  $+70^\circ\text{C}$ ,  $V_{CC} = V_{DD} = +5 \text{ V} \pm 10\%$ ;  $\mu$ PD8041AH:  $V_{DD} = +5 \text{ V} \pm 5\%$ ;  $\mu$ PD8741A:  $V_{SS} = 0 \text{ V}$ 

Parameter	Symbol	Limits				Test Conditions
		Min	Max	Min	Max	
Input voltage low	$V_{IL}$	-0.5	0.8	-0.5	0.8	V All except X1, X2, and RESET
	$V_{IL1}$	-0.5	0.6	-0.5	0.6	V X1, X2, RESET
Input voltage high	$V_{IH}$	2.0	$V_{CC}$	2.0	$V_{CC}$	V Except X1, X2, and RESET
	$V_{IH1}$	3.8	$V_{CC}$	3.8	$V_{CC}$	V X1, X2, RESET
Output voltage low	$V_{OL}$	0.45		0.45	V	$D_0-D_7$ , SYNC, $I_{OL} = 2.0 \text{ mA}$
	$V_{OL1}$	0.45		0.45	V	Except PROG, $I_{OL} = 1.0 \text{ mA}$
	$V_{OL2}$	0.45		0.45	V	PROG, $I_{OL} = 1.0 \text{ mA}$
Output voltage high	$V_{OH}$	2.4	2.4		V	$D_0-D_7$ , $I_{OH} = -400 \mu\text{A}$
	$V_{OHI}$	2.4	2.4		V	All other outputs: $I_{OH} = -50 \mu\text{A}$
Input current low	$I_{LI}$	0.5		0.5	mA	$P1_0-P1_7$ , $P2_0-P2_7$ : $V_{IL} = 0.8 \text{ V}$
	$I_{LI1}$	0.2		0.2	mA	$\overline{SS}$ , RESET: $V_{IL} = 0.8 \text{ V}$
Input leakage current	$I_{IL}$	$\pm 10$		$\pm 10$	$\mu\text{A}$	$T_0, T_1, \overline{RD}, \overline{WR}, \overline{CS}, EA, A_0$ , $V_{SS} \leq V_{IN} \leq V_{CC}$
Output leakage current	$I_{OL}$	$\pm 10$		$\pm 10$	$\mu\text{A}$	$D_0-D_7$ , High Z state, $V_{SS} + 0.45 \text{ V} \leq V_{IN} \leq V_{CC}$
Supply current (total)	$I_{DD}$	15		15	mA	$V_{DD}$
	$I_{DD} + I_{CC}$	135		125	mA	

**AC Characteristics** $T_A = 0^\circ\text{C}$  to  $+70^\circ\text{C}$ ,  $V_{CC} = V_{DD} = +5 \text{ V} \pm 10\%$ ,  $V_{SS} = 0 \text{ V}$ **DBB Read**

Parameter	Symbol	Limits				Test Conditions
		Min	Max	Min	Max	
$\overline{CS}, A_0$ setup to $\overline{RD} \downarrow$	$t_{AR}$	300	0		ns	
$\overline{CS}, A_0$ hold after $\overline{RD} \uparrow$	$t_{RA}$	30	0		ns	
$\overline{RD}$ pulse width	$t_{RR}$	300	160		ns	
$\overline{CS}, A_0$ , to data out delay	$t_{AD}$	370		130	ns	$\mu$ PD8041A / 8741A: $C_L = 150 \text{ pF}$ $\mu$ PD8041AH: $C_L = 100 \text{ pF}$
$\overline{RD} \downarrow$ to data out delay	$t_{RD}$	200		130	ns	$\mu$ PD8041A / 8741A: $C_L = 150 \text{ pF}$ $\mu$ PD8041AH: $C_L = 100 \text{ pF}$
$\overline{RD} \uparrow$ to data float delay	$t_{DF}$	140		85	ns	
Cycle time	$t_{CY}$	2.5	15	1.36	15	ns

**AC Characteristics (cont)** $T_A = 0^\circ\text{C}$  to  $+70^\circ\text{C}$ ,  $V_{CC} = V_{DD} = +5\text{ V} \pm 10\%$ ,  $V_{SS} = 0\text{ V}$ **DBB Write**


Parameter	Symbol	Limits				Test Conditions
		$\mu$ PD8741A		$\mu$ PD8041AH		
Min	Max	Min	Max	Unit	Test Conditions	
CS, A <sub>0</sub> setup to WR ↓	t <sub>AW</sub>	0	0		ns	
CS, A <sub>0</sub> hold after WR ↑	t <sub>WA</sub>	0	0		ns	
WR pulse width	t <sub>WW</sub>	250	160	ns	$\mu$ PD8041A / 8741A; $t_{CY} = 2.5\text{ }\mu\text{s}$	
Data setup to WR ↑	t <sub>DW</sub>	150	130	ns		
Data hold after WR ↑	t <sub>WD</sub>	0	0	ns		

**Port 2**

Parameter	Symbol	Limits				Test Conditions
		$\mu$ PD8741A		$\mu$ PD8041AH		
Min	Max	Min	Max	Unit	Test Conditions	
Port control setup to PROG ↓	t <sub>CP</sub>	110	100		ns	$\mu$ PD8041AH: $C_L = 80\text{ pF}$
Port control hold after PROG ↓	t <sub>PC</sub>	100	60		ns	$\mu$ PD8041AH: $C_L = 20\text{ pF}$
Input data setup to PROG ↓	t <sub>PR</sub>	810	650	ns	$\mu$ PD8041AH: $C_L = 80\text{ pF}$	
Input data hold time	t <sub>PF</sub>	0	150	0	ns	$\mu$ PD8041AH: $C_L = 20\text{ pF}$
Output data setup time	t <sub>DP</sub>	250	200	ns	$\mu$ PD8041AH: $C_L = 80\text{ pF}$	
Output data hold time	t <sub>DO</sub>	65	65	ns	$\mu$ PD8041AH: $C_L = 20\text{ pF}$	
PROG pulse width	t <sub>PP</sub>	1200	700	ns		


**DMA**

Parameter	Symbol	Limits				Test Conditions
		$\mu$ PD8741A		$\mu$ PD8041AH		
Min	Max	Min	Max	Unit	Test Conditions	
DACK setup time to RD, WR	t <sub>ACC</sub>	0	0		ns	
DACK hold time after RD, WR	t <sub>CAC</sub>	0	0		ns	
Data output delay after DACK	t <sub>ACD</sub>	225	130	ns	$\mu$ PD8041A / 8741A; $C_L = 150\text{ pF}$	
DRQ clear delay time after RD, WR	t <sub>CRQ</sub>	200	130	ns	$\mu$ PD8041AH; $C_L = 100\text{ pF}$	


**AC Timing Test Points**

## Timing Waveforms


### Read Operation (DBBOUT Register)




### Write Operation (DBBIN Register)




### PORT 2



### DMA



### PORT (EA = 1)




## Functional Description

Two data bus buffers, an 8-bit status register, the  $\overline{RD}$  and  $\overline{WR}$  inputs, and expandable I/O lines enhance the  $\mu$ PD8041AH/8741A. These features enable easier master/slave interface and increased functionality.

### Data Bus Buffers

Figure 1 shows how the input and output data bus buffers enable a smooth data flow to and from the master processors.

**Figure 1. Data Bus Buffers**



### Status Register

The 8-bit status register includes four user-definable bits, ST<sub>4</sub>-ST<sub>7</sub>. Use the MOV STS, A instruction (90H) to define bits ST<sub>4</sub>-ST<sub>7</sub> by moving accumulator bits 4-7 to bits 4-7 of the status register. Bits ST<sub>0</sub>-ST<sub>3</sub> are not affected.

Figure 2 shows the format of the status register.


**Figure 2. Status Register Format**

D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
ST <sub>7</sub>	ST <sub>6</sub>	ST <sub>5</sub>	ST <sub>4</sub>	F1	F0	IBF	OBF

### $\overline{RD}$ and $\overline{WR}$

The  $\overline{RD}$  and  $\overline{WR}$  inputs are edge-sensitive. Figure 3 shows that status bits IBF, OBF, F1, and F0 are affected on the trailing edge at  $\overline{RD}$  or  $\overline{WR}$ .

**Figure 3.  $\overline{RD}$  and  $\overline{WR}$  Inputs**



### Port 24-Port 27

P24 and P25 can be used as either port lines or buffer status flag lines. This allows you to make OBF and IBF status available externally to interrupt the master processor. Upon execution of the EN FLAGS instruction (F5H), P24 becomes the OBF pin. When a 1 is written to P24, the OBF pin is enabled and the status of OBF is output. A<sub>0</sub> to P24 disables the OBF pin AND the pin remains low. This pin indicates valid data is available from the  $\mu$ PD8041AH/8741A.

An EN FLAGS instruction execution also enables P25 to indicate that the  $\mu$ PD8041AH/8741A is ready to accept data. A<sub>1</sub> written to P25 enables the IBF pin and the status of IBF is available on P25. A<sub>0</sub> written to P25 disables the IBF pin. If OBF is not true, the data at the data bus is invalid.

P26 and P27 can be used as either port lines or DMA handshake lines to allow DMA interface. The EN DMA instruction (E5H) enables P26 and P27 to be used as DRQ (DMA request) and DACK (DMA acknowledge), respectively.

When a 1 is written to P26, DRQ is activated and a DMA request is issued. The EN DMA instruction deactivates DRQ. You can also deactivate DRQ by adding DACK with RD or WR. Execution of the EN DMA instruction enables P27 (DACK) to function as a chip select input for the data bus buffer registers during DMA transfers.

**Instruction Set**

<b>Mnemonic</b>	<b>Operand</b>	<b>Operation</b>	<b>Operation Code</b>						<b>Cycles</b>	<b>Bytes</b>	<b>Flags</b>					
			<b>D<sub>7</sub></b>	<b>D<sub>6</sub></b>	<b>D<sub>5</sub></b>	<b>D<sub>4</sub></b>	<b>D<sub>3</sub></b>	<b>D<sub>2</sub></b>			<b>C</b>	<b>AC</b>	<b>F0</b>	<b>F1</b>	<b>IF</b>	<b>OF</b>
<b>Accumulator</b>																
ADD	A, # data	(A) $\leftarrow$ (A) + data	0	0	0	0	0	0	1	1	2	2	•			
ADD	A, R <sub>r</sub>	(A) $\leftarrow$ (A) + (R <sub>r</sub> ) r = 0-7	0	1	1	0	1	1	r	r	1	1	•			
ADD	A, @ R <sub>r</sub>	(A) $\leftarrow$ (A) + ((R <sub>r</sub> )) r = 0-1	0	1	1	0	0	0	0	r	1	1	•			
ADDC	A, # data	(A) $\leftarrow$ (A) + (C) + data	0	0	1	0	0	1	1	2	2	2	•			
ADDC	A, R <sub>r</sub>	(A) $\leftarrow$ (A) + (C) + (R <sub>r</sub> ) r = 0-7	0	1	1	1	r	r	r	1	1	1	•			
ADDC	A, @ R <sub>r</sub>	(A) $\leftarrow$ (A) + (C) + ((R <sub>r</sub> )) r = 0-1	0	1	1	0	0	0	r	1	1	1	•			
ANL	A, # data	(A) $\leftarrow$ (A) AND data	0	1	0	1	0	0	1	1	2	2				
ANL	A, R <sub>r</sub>	(A) $\leftarrow$ (A) AND (R <sub>r</sub> ) r = 0-7	0	1	0	1	r	r	r	1	1	1				
ANL	A, @ R <sub>r</sub>	(A) $\leftarrow$ (A) AND ((R <sub>r</sub> )) r = 0-1	0	1	0	1	0	0	0	r	1	1				
CPL	A	(A) $\leftarrow$ NOT (A)	0	0	1	1	0	1	1	1	1	1				
CLR	A	(A) $\leftarrow$ 0	0	0	1	0	0	1	1	1	1	1				
DA	A		0	1	0	1	0	1	1	1	1	1	•			
DEC	A	(A) $\leftarrow$ (A) - 1	0	0	0	0	1	1	1	1	1	1				
INC	A	(A) $\leftarrow$ (A) + 1	0	0	0	1	0	1	1	1	1	1				
ORL	A, # data	(A) $\leftarrow$ (A) OR data	0	1	0	0	0	0	1	1	2	2				
ORL	A, R <sub>r</sub>	(A) $\leftarrow$ (A) OR (R <sub>r</sub> ) r = 0-7	0	1	0	0	1	r	r	1	1	1				
ORL	A, @ R <sub>r</sub>	(A) $\leftarrow$ (A) OR ((R <sub>r</sub> )) r = 0-1	0	1	0	0	0	0	0	r	1	1				
RL	A	(AN + 1) $\leftarrow$ (AN), N = 0-6 (A <sub>0</sub> ) $\leftarrow$ (A <sub>7</sub> )	1	1	0	0	1	1	1	1	1	1				

**Instruction Set (cont)**

Mnemonic	Operand	Operation	Operation Code						Flags									
			D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	Cycles	Bytes	C	AC	F0	F1	IBF	OBF
<b>Accumulator (cont)</b>																		
RLC	A	(AN+1) $\leftarrow$ (AN); N = 0-6 (A <sub>0</sub> ) $\leftarrow$ (C) (C) $\leftarrow$ (A <sub>7</sub> ) (A <sub>7</sub> ) $\leftarrow$ (A <sub>0</sub> )	1	1	1	0	1	1	0	1	1	1	1	1	1	1	*	
RR	A	(AN) $\leftarrow$ (AN+1); N = 0-6 (A <sub>0</sub> ) $\leftarrow$ (A <sub>7</sub> ) (A <sub>7</sub> ) $\leftarrow$ (A <sub>0</sub> )	0	1	1	0	1	1	0	1	1	1	1	1	1	1	1	
RRC	A	(AN) $\leftarrow$ (AN+1); N = 0-6 (A <sub>0</sub> ) $\leftarrow$ (C) (C) $\leftarrow$ (A <sub>0</sub> )	0	1	1	0	0	1	1	0	1	1	1	1	1	1	*	
SWAP	A	(A <sub>4-A<sub>7</sub></sub> ) $\leftrightarrow$ (A <sub>0-A<sub>3</sub></sub> )	0	1	0	0	0	1	1	1	1	1	1	1	1	1	1	
XRL	A, # data	(A) $\leftarrow$ (A) XOR data	1	1	0	1	0	0	0	1	1	1	1	1	2	2	2	
XRL	A, Rr	(A) $\leftarrow$ (A) XOR (Rr) r = 0-7	d <sub>7</sub>	d <sub>6</sub>	d <sub>5</sub>	d <sub>4</sub>	d <sub>3</sub>	d <sub>2</sub>	d <sub>1</sub>	d <sub>0</sub>								
XRL	A, @ Rr	(A) $\leftarrow$ (A) XOR (Rr) r = 0-1	1	1	0	1	1	r	r	r	r							

**Instruction Set (cont)**

Mnemonic	Operand	Operation	Operation Code						Flags									
			D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	Cycles	Bytes	C	AC	F <sub>0</sub>	F <sub>1</sub>	IBF	OBF
Branch																		
DJNZ	R1, addr	(R1) $\leftarrow$ (R1) - 1; r = 0-7 If (R1) $\neq$ 0: (PC <sub>0</sub> -PC <sub>7</sub> ) $\leftarrow$ addr	1	1	0	1	0	1	r	r	2	2						
JB <sub>b</sub>	addr	(PC <sub>0</sub> -PC <sub>7</sub> ) $\leftarrow$ addr if B <sub>b</sub> = 1 (PC) $\leftarrow$ (PC) + 2 if B <sub>b</sub> = 0	b <sub>2</sub>	b <sub>1</sub>	b <sub>0</sub>	1	0	0	a <sub>1</sub>	a <sub>0</sub>	0	2	2					
JC	addr	(PC <sub>0</sub> -PC <sub>7</sub> ) $\leftarrow$ addr if C = 1 (PC) $\leftarrow$ (PC) + 2 if C = 0	1	1	1	0	1	1	a <sub>1</sub>	a <sub>0</sub>	0	2	2					
JF0	addr	(PC <sub>0</sub> -PC <sub>7</sub> ) $\leftarrow$ addr if F0 = 1 (PC) $\leftarrow$ (PC) + 2 if F0 = 0	1	0	1	1	0	1	a <sub>1</sub>	a <sub>0</sub>	0	2	2					
JF1	addr	(PC <sub>0</sub> -PC <sub>7</sub> ) $\leftarrow$ addr if F1 = 1 (PC) $\leftarrow$ (PC) + 2 if F1 = 0	0	1	1	0	1	1	a <sub>1</sub>	a <sub>0</sub>	0	2	2					
JMP	addr	(PC <sub>6</sub> -PC <sub>10</sub> ) $\leftarrow$ (addr <sub>8</sub> -addr <sub>10</sub> ) (PC <sub>0</sub> -PC <sub>7</sub> ) $\leftarrow$ (addr <sub>0</sub> -addr <sub>7</sub> ) (PC <sub>11</sub> ) $\leftarrow$ DBF	a <sub>10</sub>	a <sub>9</sub>	a <sub>8</sub>	0	0	0	a <sub>1</sub>	a <sub>0</sub>	0	2	2					
JMP	@ A	(PC <sub>0</sub> -PC <sub>7</sub> ) $\leftarrow$ ((A))	1	0	1	1	0	0	1	1	1	2	1					
JNC	addr	(PC <sub>0</sub> -PC <sub>7</sub> ) $\leftarrow$ add if C = 0 (PC) $\leftarrow$ (PC) + 2 if C = 1	1	1	1	0	0	1	a <sub>1</sub>	a <sub>0</sub>	0	2	2					
JNBF	addr	(PC <sub>0</sub> -PC <sub>7</sub> ) $\leftarrow$ add if IBF = 0 (PC) $\leftarrow$ (PC) + 2 if IBF = 1	1	1	0	1	0	1	a <sub>1</sub>	a <sub>0</sub>	0	2	2					
JOBF	addr	(PC <sub>0</sub> -PC <sub>7</sub> ) $\leftarrow$ add if OBF = 1 (PC) $\leftarrow$ (PC) + 2 if OBF = 0	1	0	0	0	0	1	a <sub>1</sub>	a <sub>0</sub>	0	2	2					
JNT0	addr	(PC <sub>0</sub> -PC <sub>7</sub> ) $\leftarrow$ add if T0 = 0 (PC) $\leftarrow$ (PC) + 2 if T0 = 1	0	0	1	0	0	1	a <sub>1</sub>	a <sub>0</sub>	0	2	2					
JNT1	addr	(PC <sub>0</sub> -PC <sub>7</sub> ) $\leftarrow$ add if T1 = 0 (PC) $\leftarrow$ (PC) + 2 if T1 = 1	0	1	0	0	0	1	a <sub>1</sub>	a <sub>0</sub>	0	2	2					
JNZ	addr	(PC <sub>0</sub> -PC <sub>7</sub> ) $\leftarrow$ add if A = 0 (PC) $\leftarrow$ (PC) + 2 if A = 1	1	0	0	1	0	1	a <sub>1</sub>	a <sub>0</sub>	0	2	2					
JTF	addr	(PC <sub>0</sub> -PC <sub>7</sub> ) $\leftarrow$ add if TF = 1 (PC) $\leftarrow$ (PC) + 2 if TF = 0	0	0	1	0	1	1	a <sub>1</sub>	a <sub>0</sub>	0	2	2					
JT0	addr	(PC <sub>0</sub> -PC <sub>7</sub> ) $\leftarrow$ add if T1 = 1 (PC) $\leftarrow$ (PC) + 2 if T1 = 0	0	1	0	1	0	1	a <sub>1</sub>	a <sub>0</sub>	0	2	2					
J11	addr	(PC <sub>0</sub> -PC <sub>7</sub> ) $\leftarrow$ add if T1 = 1 (PC) $\leftarrow$ (PC) + 2 if T1 = 0	1	1	0	1	0	1	a <sub>1</sub>	a <sub>0</sub>	0	2	2					
J2	addr	(PC <sub>0</sub> -PC <sub>7</sub> ) $\leftarrow$ add if A = 0 (PC) $\leftarrow$ (PC) + 2 if A = 1	1	1	0	0	0	1	a <sub>1</sub>	a <sub>0</sub>	0	2	2					

## Instruction Set (cont)

Mnemonic	Operand	Operation	Operation Code							Flags							
			D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	Cycles	Bytes	C	AC	F0	F1	BF
<b>Control</b>																	
EN I	Enable the external interrupt input		0	0	0	0	0	0	1	0	1	1	1	1	1	1	1
DIS I	Disable the external interrupt input		0	0	0	1	0	1	0	1	1	1	1	1	1	1	1
SEL RB0	(BS) ← 0		1	1	0	0	0	1	0	1	1	1	1	1	1	1	1
SEL RB	(BS) ← 1		1	1	0	1	0	1	0	1	1	1	1	1	1	1	1
EN DMA	Enable DMA handshake		1	1	1	1	0	1	0	1	1	1	1	1	1	1	1
EN FLAGS	Enable interrupt to master device		1	1	1	0	0	1	0	1	1	1	1	1	1	1	1
<b>Data Moves</b>																	
MOV	A, # data	(A) ← data	0	0	1	0	0	0	1	1	2	2	2	2	2	2	2
MOV	A, Rr	(A) ← (R <sub>r</sub> ); r = 0-7	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
MOV	A, @ Rr	(A) ← ((R <sub>r</sub> )); r = 0-1	1	1	1	1	0	0	0	0	r	1	1	1	1	1	1
MOV	A, PSW	(A) ← (PSW)	1	1	0	0	0	0	1	1	1	1	1	1	1	1	1
MOV	Rr, # data	(R <sub>r</sub> ) ← data; r = 0-7	1	0	1	1	1	1	1	1	2	2	2	2	2	2	2
MOV	Rr, A	(R <sub>r</sub> ) ← (A); r = 0-7	1	0	1	0	1	1	1	1	1	1	1	1	1	1	1
MOV	@ Rr, A	((R <sub>r</sub> )) ← (A); r = 0-1	1	0	1	0	0	0	0	0	r	1	1	1	1	1	1
MOV	@ Rr, # data	((R <sub>r</sub> )) ← data; r = 0-1	1	0	1	1	0	0	0	0	r	2	2	2	2	2	2
MOV	PSW, A	(PSW) ← (A)	1	1	0	1	0	1	1	1	1	1	1	1	1	1	1
MOV P	A, @ A	(PC <sub>0</sub> -PC <sub>7</sub> ) ← (A) (A) ← ((PC))	1	0	1	0	0	0	1	1	2	1	1	1	1	1	1
MOV P3	A, @ A	(PC <sub>0</sub> -PC <sub>7</sub> ) ← (A) (PC <sub>8</sub> -PC <sub>10</sub> ) ← 011 (A) ← ((PC))	1	1	1	0	0	0	1	1	2	1	1	1	1	1	1
XCH	A, Rr	(A) ↔ (R <sub>r</sub> ); r = 0-7	0	0	1	0	1	1	1	1	1	1	1	1	1	1	1
XCH	A, @ Rr	(A) ↔ ((R <sub>r</sub> )); r = 0-1	0	0	1	0	0	0	0	0	r	1	1	1	1	1	1
XCHO	A, @ Rr	(A <sub>0</sub> -A <sub>3</sub> ) ↔ ((R <sub>r</sub> )) <sub>0</sub> -((R <sub>r</sub> )) <sub>3</sub> ; r = 0-1	0	0	1	1	0	0	0	1	1	1	1	1	1	1	1

**Instruction Set (cont)**

Mnemonic	Operand	Operation	Operation Code						Flags						ST <sub>4-ST<sub>7</sub></sub>				
			D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	Cycles	Bytes	C	AC	F0	F1	BF	OF	ST <sub>4-ST<sub>7</sub></sub>
CPL C		(C) $\leftarrow$ NOT (C)	1	0	1	0	0	1	1	1	1	1	1	•					
CPL F0		(F0) $\leftarrow$ NOT (F0)	1	0	0	1	0	1	0	1	1	1	1	•					
CPL F1		(F1) $\leftarrow$ NOT (F1)	1	0	1	1	0	1	0	1	1	1	1	•					
CLRC		(C) $\leftarrow$ 0	1	0	0	1	0	1	1	1	1	1	1	•					
CLR F0		(F0) $\leftarrow$ 0	1	0	0	0	1	0	1	1	1	1	1	•					
CLR F1		(F1) $\leftarrow$ 0	1	0	1	0	0	1	0	1	1	1	1	•					
MOV ST <sub>8</sub> , A		ST <sub>4-ST<sub>7</sub></sub> $\leftarrow$ A4-A7	1	0	0	1	0	0	0	0	0	1	1						
Input/Output																			
ANL	Pp, # data	(Pp) $\leftarrow$ (Pp) AND data p = 1-2	1	0	0	1	1	0	0	p	d <sub>0</sub>	p	2	2					
ANLD	Pp, A	(Pp) $\leftarrow$ (Pp) AND (A <sub>0-A<sub>3</sub></sub> ); p = 4-7	0	1	0	1	1	1	0	d <sub>5</sub>	d <sub>4</sub>	d <sub>3</sub>	d <sub>2</sub>	d <sub>1</sub>	d <sub>0</sub>	p	2	1	
IN	A, Pp	(A) $\leftarrow$ -(Pp); p = 1-2	0	0	0	0	1	0	0	p	p	p	p	2	1				
IN	A, DBB	(A) $\leftarrow$ -(DBB)	0	0	1	0	0	0	0	0	1	0	0	1	1				
MVND	A, Pp	(A <sub>0-A<sub>3</sub></sub> ) $\leftarrow$ (Pp); p = 4-7 (A <sub>4-A<sub>7</sub></sub> ) $\leftarrow$ 0	0	0	0	0	1	1	0	0	1	1	p	p	2	1			
MVND	Pp, A	(Pp) $\leftarrow$ (A <sub>0-A<sub>3</sub></sub> ); p = 4-7	0	0	1	1	1	1	1	p	p	p	1	1					
ORLD	Pp, A	(Pp) $\leftarrow$ (Pp) OR (A <sub>0-A<sub>3</sub></sub> ); p = 4-7	1	0	0	0	1	1	1	p	p	p	1	1					
ORL	Pp, # data	(Pp) $\leftarrow$ (Pp) OR data p = 1-2	1	0	0	0	1	0	0	p	p	p	2	2					
OUT	DBB, A	(DBB) $\leftarrow$ (A)	0	0	0	0	0	0	0	0	1	0	1	1					
OUTL	Pp, A	(Pp) $\leftarrow$ (A); p = 1-2	0	0	1	1	0	1	1	0	p	p	1	1					
Registers																			
DEC	Rr (Rr)	(Rr) $\leftarrow$ (Rr) - 1; r = 0-7	1	1	0	0	1	r	r	r	r	r	r	1	1				
INC	Rr	(Rr) $\leftarrow$ (Rr) + 1; r = 0-7	0	0	0	1	1	r	r	r	r	r	r	1	1				
INC	@ Rr	((Rr)) $\leftarrow$ ((Rr)) + 1; r = 0-1	0	0	0	1	0	0	0	r	r	r	r	1	1				

## Instruction Set (cont)

Mnemonic	Operand	Operation	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	Cycles	Bytes	C	A	F0	F1	IBF	OBF	ST <sub>4</sub> , ST <sub>7</sub>	Flags
<b>Subroutine</b>																				
CALL	addr	((SP)) $\leftarrow$ (PC), (PSW <sub>4</sub> -PSW <sub>7</sub> ), (SP) $\leftarrow$ (SP) + 1 (PC <sub>8</sub> -PC <sub>10</sub> ) $\leftarrow$ addrg-addr <sub>0</sub> (PC <sub>0</sub> -PC <sub>7</sub> ) $\leftarrow$ (addr <sub>0</sub> -addr <sub>7</sub> ) (PC <sub>11</sub> ) $\leftarrow$ DBF	a <sub>10</sub>	a <sub>9</sub>	a <sub>8</sub>	1	0	1	0	0	0	2	2							
RET		(SP) $\leftarrow$ (SP) - 1 (PC) $\leftarrow$ ((SP))	a <sub>7</sub>	a <sub>6</sub>	a <sub>5</sub>	a <sub>4</sub>	a <sub>3</sub>	a <sub>2</sub>	a <sub>1</sub>	a <sub>0</sub>	0	0	1	1	2	1				
RETR		(SP) $\leftarrow$ (SP) - 1 (PC) $\leftarrow$ ((SP)) (PSW <sub>4</sub> -PSW <sub>7</sub> ) $\leftarrow$ ((SP))				1	0	0	1	0	0	1	1	2	1					
<b>Timer / Counter</b>																				
EN TCNT1	Enable internal interrupt flag for timer / counter output.		0	0	1	0	0	1	0	1	1	1	1							
DIS TCNT1	Disable internal interrupt flag for timer / counter output.		0	0	1	1	0	1	0	1	1	1	1							
MOV A, T	(A) $\leftarrow$ (T)		0	1	0	0	0	0	1	0	1	1	1							
MOV T, A	(T) $\leftarrow$ (A)		0	1	1	0	0	0	1	0	1	1	1							
STOP TCNT	Stop count for event counter.		0	1	1	0	0	1	0	1	1	1	1							
START CNT	Start count for event counter.		0	1	0	0	0	1	0	1	1	1	1							
START T	Start count for timer.		0	1	0	1	0	1	0	1	1	1	1							
<b>Miscellaneous</b>																				
NOP	No operation performed.		0	0	0	0	0	0	0	0	1	1	1							

**Note:**

- (1) Operation code designations r and p form the binary representation of the registers and ports involved.
- (2) The dot under the appropriate flag bit indicates that its contents is subject to change by the instruction; it appears in.
- (3) References to the address and data are specified in bytes 2 and/or 1 of the instruction.
- (4) Numerical subscripts appearing in the operation column reference the specific bits affected.

**Instruction Set (cont)**

**Symbol Definitions**

<b>Symbol</b>	<b>Description</b>
A	Accumulator
AC	Auxiliary carry flag
addr	Program memory address (12 bits)
B <sub>b</sub>	Bit designator (b=0-7)
BS	Bank switch
BUS	Bus port
C	Carry flag
CLK	Clock signal
CNT	Event counter
D	Nibble designator (4 bits)
data	Number of expression (8 bits)
DBF	Memory bank flip-flop
F0, F1	Flags 0, 1
I	Interrupt
P	In-page operation designator
IBF	Input buffer full flag
P <sub>p</sub>	Port designator (p=1, 2 or 4-7)
PSW	Program status word

<b>Symbol</b>	<b>Description</b>
R <sub>r</sub>	Register designator (r=0, 1 or 0-7)
SP	Stack pointer
T	Timer
TF	Timer flag
T0, T1	Testable inputs 0, 1
X	External RAM
#	Prefix for immediate data
@	Prefix for indirect address
\$	Current value of program counter
(x)	Contents of external RAM location
((x))	Contents of memory location addressed by the contents of external RAM location
←	Replaced by
OBF	Output buffer full flag
DBB	Data bus buffer
AND	Logical product (logical AND)
OR	Logical sum (logical OR)
XOR	Exclusive-OR