TS27C64P-15/20/25/30

65.536-BIT (8192 x 8) CMOS ONE TIME PROGRAMMABLE-ROM

MEMORY COMPONENTS

ADVANCE INFORMATION

The TS27C64P is a high speed 64K bits one time electrically programmable ROM ideally suited for applications where fast turn-around is an important requirement.


The TS27C64P is packaged in a 28-pin dual-in-line plastic package and therefore can not be re-written. Programming is performed according to standard THOMSON SEMICONDUCTEURS 64K EPROM procedure.

- Compatible to standard TS27C64 (electrical parameters)
- Programming voltage 12.5 V
- High speed programming
- · 28-pin JEDEC approved pin-out
- Ideal for automatic insertion
- Also proposed in PLCC (32 pins JEDEC standard)

TABLE 1: ORDERING INFORMATION


PART NUMBER	tACC (ns)	t _{CE} (ns)	tOE (ns)	v _{cc}
TS27C64P-15	150	150	75	5∨ ± 10%
TS27C64P-20	200	200	80	5∨ ± 10%
TS27C64P-25	250	250	100	5V ± 10%
TS27C64P-30	300	300	120	5V ± 10%


Operating temperature range 0°C to+ 70°C (CP suffix), - 40°C to+ 85°C (VP suffix) - 40°C to 105°C (TP suffix)



CMOS

65.536-BIT (8192 x 8) ONE TIME PROGRAMMABLE-ROM





MAXIMUM RATINGS (Note 1)

Rating	Symbol	Value	Unit °C	
Operating temperature range TS27C64CP TS27C64VP TS27C64TP	T _{amb}	T _L to T _H 0 to+ 70 - 40 to+ 85 - 40 to+ 105		
Storage temperature range	T _{stg}	-65 to + 125	°c	
Supply voltage	V _{PP} *	-0.6 to + 14	V	
Input voltage A9 Except Vpp, A9	v _{in} •	-0.6 to +13.5 -0.6 to +6.25	V	
Max power dissipation	PD	1.5	W	
Lead temperature (Soldering : 10 seconds)		+ 300	°C	

^{*} With respect to VSS

Note 1: "Maximum ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating temperature range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical characteristics" provides conditions for actual device operation.

READ OPERATION (Note 2)

DC CHARACTERISTICS

 $T_{amb} = T_L$ to T_H , $V_{CC} = 5$ V \pm 10 %, $V_{SS} = 0$ V (Unless otherwise specified)

Characteristic	Symbol	Min	Typ (Note 2)	Max	Unit
Input load current (Vin= VCC or GND)	¹ LI	-	-	10	μΑ
Ouput leakage current (Vout = VCC or VSS, CE = VIH)	ILO	-		10	μА
Vpp read voltage	Vpp	V _{CC} -0.7	-	Vcc	V
Input low voltage	VIL	-0.1		0.8	V
Input high voltage (Note 2)	VIH	2.0	-	VCC+1	V
Output longe IOL = 2.1 mA IOL = 0 µA	VOL	-	-	0.45 0.1	·
Output high voltage IOH = -400 µA IOH = 0 µA	∨он	2.4 V _{CC} = 0.1			V
VCC supply active current (TTL levels) CE = OE = V _{1L} , Inputs = V _{1H} or V _{1L} , f = 5 MHz, I/O = 0 mA	ICC2	-	10	30	m.A
V _{CC} supply standby current ČE = V _{1H} ČE ≠ V _{CC}	CCSB1	-	0.5 10	1 100	m.e μ.A
Vpp read current (Vpp = VCC = 5.5 V)	IPP1			100	μΑ

AC CHARACTERISTICS (Notes 3, 4, 5)

 $T_{amb} = T_L \text{ to } T_H$

	6	Min	Maximum values					
Characteristic	Symbol	Willi	TS27C64	TS27C64 -20	TS27C64 -25	TS27C64 -30		
Address to output delay (CE = OE = VIL)	†ACC		150	200	250	300	ns	
CE to output delay (OE = V ₁ L)	^t CE		150	200	250	300	ns	
Output enable to output delay (CE = VIL)	†OE	_	75	80	100	120	ns	
Output enable high to output float (CE = VIL)	tor (Note 4)	0	50	50	60	105	ns	
Output hold from addresses, \overrightarrow{CE} or \overrightarrow{OE} whichever occured first $(\overrightarrow{CE} = \overrightarrow{OE} = V_{1L})$	tон	0	-		-	-	ns	

CAPACITANCE (Note 5)

 $T_{amb} = +25^{\circ} C$, f = 1 MHz

Characteristic	Symbol	Min	Тур	Max	Unit
Input capacitance (V _{in} = 0V)	C _{in}	-	4	6	pF
Output capacitance (V _{Out} = 0 V)	Cout	_	8	12	рF

Note 2 : Typical conditions are for operation at : T_{amb} =+ 25°C, V_{CC} = 5 V, V_{PP} = V_{CC} , and V_{SS} = 0 V

Note 3 : VCC must be applied at the same time or before Vpp and removed after or at the same time as Vpp Vpp may be connected to VCC except during program.

Note 4 : The top compare level is determined as follows :

High to THREE-STATE, the measured VOH(DC) = 0.1V Low to THREE-STATE the measured VOL(DC) + 0.1V.

Note 5: Capacitance is guaranteed by periodic testing. Tamb =+ 25° C, f = 1 MHz

AC TEST CONDITIONS (Figure 1,2)

(...**g**_...,

Output Load 1 TTL Gate and CL = 100 pF
Input Rise and Fall Times ≤ 20 ns
Input Pulse Levels 0.45V to 2.4V

Timing Measurement Reference Level

inputs, Outputs 0.8V and 2V

FIGURE 1 - OUTPUT LOAD CIRCUIT





FIGURE 2 - AC TESTING INPUT/OUTPUT WAVEFORM



AC testing inputs are driven at 2.4 V for a logic "1" and 0.45 V for a logic "0". Timing measurements are made at 2.0 V for a logic "1" and 0.8V for a logic "0".

AC WAVEFORMS (READ MODE)



HIGH SPEED PROGRAMMING CHARACTERISTICS

DC PROGRAMMING CHARACTERISTICS

 $T_{amb} = 25 \pm 5$ °C, $V_{CC} = 6.0 \text{ V} \pm 0.25 \text{ V}$, $V_{PP} = 12.5 \text{ V} \pm 0.3 \text{ V}$ (Note 1)

Characteristic	Symbol	Min	Тур	Max	Unit
Input current (all inputs - VI= VIL or VIH)	Ц	-	_	10	μА
Input low level (all inputs)	VIL	- 0.1	-	0.8	٧
Input high level	VIH	2.0	-	V _{CC} +1	· ·
Output low voltage during verify (I OL = 2.1 mA)	VOL			0.45	٧
Output high voltage during verify (10H=-400 μA)	∨он	2.4		-	٧
VCC supply current (Program & Verify)	1003	_		30	mA
Vpp supply current (Program - CE= V _{IL} = PGM)	IPP2	_	_	30	mA

AC PROGRAMMING CHARACTERISTICS

 $T_{amb} = 25 \pm 5^{\circ}C$, $V_{CC} = 6.0 \text{ V} \pm 0.25 \text{ V}$, $V_{PP} = 12.5 \text{ V} \pm 0.3 \text{ V}$ (Note 1)


Characteristic	Symbol	Min	Тур	Max	Unit
Address set-up time	tas	2		-	μs
OE set-up time	†OES	2	_		με
Data set-up time	t _{DS}	2	-	-	μs
Address hold time	t _A H	0	_		με
Data hold time	tDH	2		-	μз
Output enable to output float delay	[†] DF	0	-	130	ns
Vpp set-up time	¹∨PS	2	_	-	μз
V _{CC} set-up time	tvcs	2	-	-	μ\$
PGM initial program pulse width	tpw	0.95	1.0	1.05	ms
PGM overprogram pulse width (Note 2)	topw	2.85		78.75	ms
ČE set-up time	tCES	2	_	<u> </u>	μ\$
Data valid from OE	†QE	_	_	150	ns

AC TEST CONDITIONS

Note 1: VCC must be applied simultaneously or before Vpp and removed simultaneously or after Vpp.

Note 2: topy is defined in flow chart.

HIGH SPEED PROGRAMMING WAVE FORMS



- The input timing reference level is 0.8V for V_{IL} and 2.0V for V_{IH} . to E and to Epp are characteristics of the device but must be accommodated by the programmer. When programming the TS27C64, a 0.1 μ F capacitor is required across Vpp and ground to suppress spurious voltage transients which can damage the device.

TABLE 2. MODE SELECTION


Pins Mode	CE (20)	OE (22)	A9 (24)	PGM (27)	Vэр (1)	V _{CC} (28)	Outputs (11-13 15-19)
Read	VIL	VIL	×	VIH	Vcc	Уcc	DOUT
Output disable	VIL	VIH	×	ViH	Vcc	νcc	Hi-Z
Standby	VIH	х	×	х	Vcc	Vcc	Hi-Z
High speed programming	VIL	VIH	×	VIL	Vpp	vcc	DiN
Program Verily	VIL	VIL	×	VIH	۷рр	Vcc	DOUT
Program inhibit	VIH	х	х	х	VPP	Vcc	Hi-Z
Electronic signature (Note 3)	VIL	VIL	VH Note 2	VIН	vcc	Vcc	CODE

NOTES: 1 - X can be either V_{IL} or V_{IH}

2 · VH= 12.0 V ± 0.5 V

3 - All address lines at VIL except A9 and A0 that is toggled from VIL (manufacturer code: 98) to VIH (type code: 08).

HIGH SPEED PROGRAMMING FLOW CHART



FUNCTIONAL DESCRIPTION

DEVICE OPERATION

The seven modes of operation of the TS27C64 are listed in Table 2. A single 5V power supply is required in the read mode. All inputs are TTL levels except for Vpp.

Read Mode

The TS27C64 has two control functions, both of which must be logically active in order to obtain data at the outputs. Chip Enable ($\overline{\text{CE}}$) is the power control and should be used for device selection. Output Enable ($\overline{\text{OE}}$) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (tACC) is equal to the delay from $\overline{\text{CE}}$ to output (tCE). Data is available at the outputs after a delay of $\overline{\text{CE}}$ from the falling edge of $\overline{\text{OE}}$, assuming that $\overline{\text{CE}}$ has been low and addresses have been stable for at least tACC- $\overline{\text{CE}}$.

Standby Mode

The TS27C64 has a standby mode which reduces the maximum power dissipation to 5.5 mW. The TS27C64 is placed in the standby mode by applying a TTL high signal to the $\overline{\text{CE}}$ input. When in standby mode, the outputs are in a high impedance state, independent of the $\overline{\text{OE}}$ input.

Output OR-Tying

Because EPROMs are usually used in larger memory arrays, we have provided two control lines which accommodate this multiple memory connection. The two control lines allow for:

a) the lowest possible memory power dissipation, and
 b) complete assurance that output bus contention will not occur.

To use these control lines most efficiently, \overline{CE} (pin 20) should be decoded and used as the primary device selecting function, while \overline{OE} (pin 22) should be made a common connection to all devices in the array and connected to the \overline{READ} line from the system control bus. This assures that all deselected memory devices are in their low power standby modes and that the output pins are active only when data is desired from a particular memory device.

Programming modes

CAUTION: Exceeding 14V on pin 1(Vpp) will damage the TS27C64.

Initially, and after each erasure, all bits of the TS27C64 are in the "1" state. Data is introduced by selectively programming "0s" into the desired bit locations. Although only "0s" will be programmed, both "1" and "0s" can be presented in the data word. The only way to change a "0" to a "1" is by ultraviolet light erasure.

The TS27C64 is in the programming mode when the Vpp input is at 12.5 V and CE and PGM are both at TTL low. It is required that a 0.1 µF capacitor be placed across VPP, VCC and ground to suppress spurious voltage transients which may damage the device. The data to be programmed is applied 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL.

Programming of multiple TS27064s in parallel with the same data can be easily accomplished due to the simplicity of the programming requirements. Like inputs of the parallel TS27C64s may be connected together when they are programmed with the same data. A low level TTL pulse applied to the PGM input programs the paralleled TS27C64s.

High speed programming

The high speed programming algorithm described in the flow chart page 6 rapidly programs TS27C64 using an efficient and reliable method particularly suited to the production programming environment. Typical programming times for individual devices are on the order of 1 minute.

Program inhibit

Programming of multiple TS27C64s in parallel with different data is also easily accomplished by using the program inhibit mode. A high level on $\overline{\mathbb{CE}}$ or $\overline{\mathbb{PGM}}$ inputs inhibits the other TS27C64s from being programmed. Except for $\overline{\mathbb{CE}}$, all like inputs (including $\overline{\mathbb{CE}}$) of the parallel TS27C64s may be common. A $\overline{\mathbb{TL}}$ low-level pulse applied to a TS27C64 $\overline{\mathbb{CE}}$ and $\overline{\mathbb{PGM}}$ inputs with Vpp at 12.5 V will program that TS27C64.

· Program verify


A verify may be performed on the programmed bits to determine that they were correctly programmed. The verify is performed with CE and $\overline{\text{OE}}$ at V_{IL}, $\overline{\text{PGM}}$ at V_{II} and Vpp at 12.5 V.

• Electronic signature mode

Electronic signature mode allows the reading out of a binary code that will identify the EPROM manufacturer and type.

This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the $25^{\circ}\text{C} \pm 5^{\circ}\text{C}$ ambient temperature range that is required when programming the TS27C64.

To activate this mode the programming equipment must force 11.5 V to 12.5 V on address line A9 (pin 24) of the TS27C64. Two bytes may then be sequenced from the device outputs by toggling address lines A0 (pin 10) from VIL to VIH. All other address lines must be held at VIL during electronic signature mode.



These specifications are subject to change without notice.

Please inquire with our sales offices about the availability of the different packages.