### **MOS Memories**

### **FUJITSU**

### MB81256-12-W, MB81256-15-W

NMOS 262,144-Bit Dynamic Random Access Memory

#### Description

The Fujitsu MB81256-W is a fully decoded, dynamic NMOS random access memory organized as 262,144 one-bit words. The design is optimized for high speed, high performance applications such as mainframe memory, buffer memory, peripheral storage and environments where low power dissipation and compact layout

The MB81256-W features "page mode" which allows high speed random access of up to 512-bits within the same row. Additionally, the MB81256-W offers new functional enhancements that make it more versatile than previous dynamic RAMs. Multiplexed row and column address inputs permit the MB81256-W to be housed in a Jedec standard 16-pin dual in-line package and 18-pad LCC.

The MB81256-W is fabricated using silicon gate NMOS and Fujitsu's advanced Triple-layer Polysilicon process. This process, coupled with single transistor memory storage cells, permits maximum circuit density and minimal chip size. Dynamic circuitry is used in the design, including dynamic sense amplifiers.

Clock timing requirements are noncritical, and the power supply tolerance is very wide. All inputs are TTL compatible.

#### Features

- Wide temperature range:  $T_C = -55^{\circ}C$  to +110°C 262,144 x 1-bit organization
- Row Access Time/Cycle Time: MB81256-12-W

120 ns max./250 ns min. MB81256-15-W

- 150 ns max./280 ns min. Page cycle time
- MB81256-12-W 120 ns max. MB81256-15-W 150 ns max.
- Low Power Dissipation: 347 mW max. ( $t_{RC} = 280 \text{ ns}$ ) 33 mW (Standby)
- +5V supply voltage, ±10% tolerance
  All inputs TTL compatible,
- low capacitive load
- Three-state TTL compatible **tuatuo**
- Common I/O capability using "Early Write" operation

- On-chip substrate bias generator Page Mode Capability
- Fast Read-Write Cycle,
- t<sub>RWC</sub> = t<sub>RC</sub>
  t<sub>AR</sub>, t<sub>WCR</sub>, t<sub>DHR</sub>, t<sub>RWD</sub>
  eliminated CAS-before-RAS on chip
- refresh ■ Hidden CAS-before-RAS
- on-chip refresh


  RAS-only refresh

  2 ms/256 cycle refresh

  Output unlatched at cycle
- end allows two dimensional chip select On-chip Address and
- Data-in latches ■ Industry standard 16-pin
- package



#### MB81256 Block Diagram and Pin Assignments



Note: The following IEEE Std. 662-1980 symbols are used in this data sheet:  $D = Data In, \overline{W} = Write Enable, Q = Data Out.$ 

## Absolute Maximum Ratings (See Note)

Rating	Symbol	Value	Uni
Voltage on any pin relative to V <sub>SS</sub>	V <sub>IN</sub> , V <sub>OUT</sub> , V <sub>CC</sub>	-1.0 to 7.0	V
Operating temperature (case)	T <sub>OP</sub>	-55 to 110	°C
Storage temperature	T <sub>STG</sub>	-55 to +150	°C
Power dissipation	P <sub>D</sub>	1.0	W
Short circuit output current	l <sub>os</sub>	50	mA

Note: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operations sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage high than maximum rated voltages to this high impedance circuit.

## www.DataSheet4U.com

MB81256-12-W MB81256-15-W

#### Description

#### Simplifed Timing Requirement

The MB81256-W has improved circuitry that eases timing requirements for high speed access operations. The MB81256-W can operate under the condition of  $t_{\rm RCD}$  (max) =  $t_{\rm CAC}$ , thus providing optimal timing for address multiplexing. In addition, the MB81256-W has minimal hold times for Addresses ( $t_{\rm CAH}$ ), Write-Enable ( $t_{\rm WCH}$ ) and Data-in ( $t_{\rm DH}$ ). The MB81256-W provides higher throughput in inter-leaved memory system applications. Fujitsu has made the timing requirements that are referenced to RAS nonrestrictive and deleted them from the data sheet. These include  $t_{\rm AR}$ ,  $t_{\rm WCR}$ ,  $t_{\rm DHR}$  and  $t_{\rm RWD}$ . As a result, the hold times of the Column Address, D and W as well as  $t_{\rm CWD}$  (CAS to W Delay) are not restricted by  $t_{\rm RCD}$ .

#### Fast Read-Write Cycle

The MB81256-W has a fast readmodify-write cycle which is achieved by precise control of the three-state output buffer as well as by the simplified timings described in the previous section. The output buffer is controlled by the state of W when CAS goes "low". When W is "low" during a CAS transition to "low", the MB81256-W goes into the early write mode in which the output floats and the common I/O bus can be used on the system level. When W goes "low", the MB81256-W goes into the de layed write mode. The output then contains the data from the cell selected and the data from D is written into the cell selected. Therefore, a very fast read-write cycle ( $t_{RWC} = t_{RC}$ ) is possible with the MB81256-W.

#### **Address Inputs**

A total of eighteen binary input address bits are required to decode any 1 of 262,144 cell locations within the MB81256-W. Nine row-address bits are established on the input pins ( $A_0$  through  $A_0$ ) and are latched with the Row Address Strobe (RAS). Nine column address bits are established on the input pins and latched with

the Column Address Strobe (CAS). All row addresses must be stable on or before the falling edge of RAS. CAS is internally inhibited (or "gated") by RAS to permit triggering of CAS as soon as the Row Address Hold/time (t<sub>RAH</sub>) specification has been satisfied and the address inputs have been changed from row addresses to column addresses.

#### Write Enable

The read or write mode is selected with the  $\overline{W}$  input. A logic "high" on  $\overline{W}$  dictates write mode. The data input is disabled when the read mode is selected.

#### **Data Input**

Data is written into the MB81256-W during a write or read-write cycle. The last falling edge of W or CAS is a strobe for the data-in (D) register. In a write cycle, if W is brought "low" (write mode) before CAS, D is strobed by CAS, and the set-up and hold times are referenced to CAS. In a read-write cycle, W will be delayed until CAS has made its negative transition. Thus D is strobed by W, and set-up and hold times are referenced to W.

#### **Data Output**

The output buffer is three-state TTL compatible with a fan-out of two standard TTL loads. Data out is the same polarity as data in. The output is in a high impedance state until CAS is brought "low". In a read cycle, or a readwrite cycle the output is valid after t<sub>RAC</sub> from transition of RAS when t<sub>RCD</sub> (max). Data remains valid until CAS is returned to "high". In a write cycle, the identical sequence occurs, but data is not valid.

#### Page Mode

Page mode operation permits strobing the row address into the MB81256-W while maintaining RAS at a logic low (0) throughout all successive memory operations in which the row address doesn't change. Thus, the power dissipated by the negative going edge of RAS is saved. Access and cycle times are decreased because the time normally required to strobe a new row address is eliminated.

#### RAS-Only Refresh

Refresh of dynamic memory cells is accomplished by performing a memory cycle at each of the 256 row-addresses ( $A_0 \sim A_7$ ) at least every 2 ms. RAS-only refresh avoids any output during refresh because the output buffer is in the high impedance state unless  $\overline{\text{CAS}}$  is brought "low". Strobing each of the 256 row-addresses ( $A_0 \sim A_7$ ) with RAS will cause all bits in each row to be refreshed. RAS-only refresh results in a substantial reduction in power dissipation.

#### CAS-before-RAS Refresh

CAS-before-RAS refreshing available on the MB81256-W offers an alternate refresh method. If CAS is held "low" for the specified period (t<sub>FCS</sub>) before RAS goes to "low", on-chip refresh control clock generators and the refresh address counter are enabled, and an internal refresh operation takes place. After the refresh operation is performed, the refresh address counter is automatically incremented in preparation for the next CAS-before-RAS refresh operation.

#### Hidden Refresh

A hidden refresh cycle may take place while maintaining the latest valid data at the output by extending the CAS active time. For the MB81256-W, a hidden refresh cycle is a CAS-before-RAS refresh cycle. The internal refresh address counter provides the refresh addresses as In a normal CAS-before-RAS refresh cycle.

## CAS-before-RAS Refresh Counter Test Cycle

A special timing sequence using the CAS-before-RAS counter test cycle provides a convenient method of verifying the functionality of the CAS-before-RAS refresh activated circuitry.

# www.DataSheet4U.com

MB81256-12-W MB81256-15-W

#### Description (Continued)

After the CAS-before-RAS refresh operation, if CAS goes to "high" and then goes to "low" again while RAS is held "low", the read and write operation are enabled.

This is shown in the CAS-before-RAS counter test cycle timing diagram. A memory cell can be addressed with 9 row address bits and 9 column address bits defined as follows:

#### A Row Address

Bits  $A_0$  through  $A_7$  are defined by the refresh counter. The other bit  $A_8$  is set "high" internally.

#### A Column Address

All the bits  $A_0$  through  $A_8$  are defined by latching levels on  $A_0$  through  $A_8$  at the second falling edge of CAS.

## Suggested CAS-before-RAS Counter Test Procedure

The timing, as shown in the CASbefore-RAS Counter Test Cycle, is used for all the following operations:

- Initialize the internal refresh counter. For this operation, 8 cycles are required.
- Write a test pattern of "low"s into memory cells at a single column address and 256 row address.
- 3) Using a read-modify-write cycle, read the "low" written at the last operation (Step 2) and write a new "high" in the same cycle. This cycle is repeated 256 times, and "high"s are written into the 256 memory cells.
- 4) Read the "high"s written at the last operation (Step 3).
- Complement the test pattern and repeat steps (2), (3) and (4).

## Recommended Operating Conditions

(Referenced to V<sub>SS</sub>)

		Value	Value						
Parameter	Symbol	Min	Тур	Max	Unit	Operating Temperature (T <sub>C</sub> )			
Supply voltage	v <sub>cc</sub>	4.5	5.0	5.5	٧				
Supply voltage Input high voltage all inputs Input low voltage all inputs	V <sub>SS</sub>	0	0	0	٧	5500 to 44000 (1111)			
	VIH	2.4		6.5	V	-55°C to +110°C (case)			
	V <sub>IL</sub>	-2.0		8.0	٧				

#### Capacitance (T<sub>A</sub> = 25°C)

		Value			
Parameter	Symbol	Min	Тур	. Max	Unit
Input capacitance A <sub>0</sub> to A <sub>8</sub> , D	C <sub>IN1</sub>			7	pF
Input capacitance RAS, CAS and W	C <sub>IN2</sub>			10	ρF
Output capacitance Q	C <sub>OUT</sub> .			7	pF

# www.DataSheet4U.com

MB81256-12-W MB81256-15-W

DC Characteristics (Recommended operating conditions unless otherwise noted.)

		MB812	MB81256-12-W		MB81256-15-W	
Parameter	Symbol	Min	Max	Min	Max	Unit
Operating current <sup>*1</sup> Average power supply current (PAS, CAS cycling; t <sub>RC</sub> = min.)	I <sub>CC1</sub>		72		63	mA
Standby current Power supply current (FIAS/CAS = V <sub>IH</sub> )	I <sub>CC2</sub>		6.0		6.0	mA
Refresh current*1 Average power supply current (RAS cycling, CAS = V <sub>IH</sub> ; t <sub>RC</sub> = min.)	I <sub>CC3</sub>		61		55	mA
Page mode current <sup>*1</sup> Average power supply current (FAS = V <sub>IL</sub> , CAS cycling; t <sub>PC</sub> = min.)	I <sub>CC4</sub>		33		28	mA
Refresh current 2*1 Average power supply current (CAS before RAS, t <sub>RC</sub> = min.)	I <sub>CC5</sub>		66		61	mA
Input leakage current Any input, $(V_{IN}=0V\ to\ 5.5V,\ V_{CC}=5.5V,\ V_{SS}=0V,$ all other pins not under test = 0V)	I <sub>IL</sub>	-10	10	-10	10	μΑ
Output leakage current (Data is disabled, V <sub>OUT</sub> = 0V to 5.5V)	I <sub>OL</sub>	-10	10	10	10	μΑ
Output level Output low voltage (I <sub>OL</sub> = 4.2 mA)	V <sub>OL</sub>		0.4		0.4	V
Output level Output high voltage (I <sub>OH</sub> = -5.0 mA)	V <sub>OH</sub>	2.4		2.4		٧

Note: \*1 I<sub>CC</sub> is dependent on output loading and cycle rates. Specified values are obtained with the output open.

## **AC Characteristics** (Recommended operating conditions unless otherwise

	Symbol		MB81:	256-12-W	MB81256-15-W		
Parameter -	Alternate	*Standard	Min	Max	Min	Max	Unit
Time between refresh	t <sub>REF</sub>	TRVRV		2		2	ms
Random read/write cycle time	t <sub>RC</sub>	TRELREL	250		280		ns
Read-write cycle time	tawc	TRELREL	250		280		ns
Access time from RAS*4,6	t <sub>RAC</sub>	TRELQV		120		150	ns
Access time from CAS*5,6	t <sub>CAC</sub>	TCELQV		60		75	ns
Output buffer turn off delay	toff	TCEHQZ	0	25	0	30	ns
Transition time	t <sub>T</sub>	īΤ	3	50	3	50	ns

Notes: \*1 An initial pause of 200µs is required after power up, followed by any 8 RAS cycles, before proper device operation is achieved. If the internal refresh counter is to be effective, a minimum of 8 CAS before RAS refresh initialization cycles are required.

"2 AC characteristics assume t₁ = 5ns.

'3 V<sub>IH</sub> (min.) and V<sub>IL</sub> (max.) are reference levels measured between V<sub>IH</sub> and V<sub>IL</sub>.

'4 I<sub>RCD</sub> is specified as a reference point only. If t<sub>RCD</sub> ≤ I<sub>RCD</sub> (max.) the specified maximum value of t<sub>RAC</sub> (max.) can be met. If I<sub>RCD</sub> > I<sub>RCD</sub> (max.) then t<sub>RAC</sub> is increased by the amount that t<sub>RCD</sub> exceeds t<sub>RCD</sub> (max.)

'5 Assumes that t<sub>RCD</sub> > t<sub>RCD</sub> (max.).

'6 Measured with a load equivalent to 2 TTL loads and 100 pF.

FUJITSU MICROELECTRONICS 78

AC Characteristics (Continued) (Recommended operating conditions unless otherwise noted.)

	Symbol		MB81	256-12-W	MB81256-15-W		
Parameter	Alternate	*Standard	Min	Max	Min	Max	Unit
RAS precharge time	t <sub>RP</sub>	TREHREL	120		120		пѕ
RAS pulse width	t <sub>RAS</sub>	TRELREH	120	10000	150	10000	ns
RAS hold time	t <sub>RSH</sub>	TCELREH	60		75		ns
CAS pulse width	t <sub>CAS</sub>	TCELCEH	60	10000	75	10000	ns
CAS hold time	t <sub>CSH</sub>	TRELCEH	120		150		ns
RAS to CAS delay time*4,7	t <sub>RCD</sub>	TRELCEL	22	60	25	75	ns
CAS to RAS set up time	t <sub>CRS</sub>	TCEXREL	20		20		ns
Row address set up time	t <sub>ASR</sub>	TAVREL	0		0		ns
Row address hold time	t <sub>RAH</sub>	TRELAX	12		15		ns
Column address set up time	t <sub>ASC</sub>	TAVCEL	0		0		ns
Column address hold time	t <sub>CAH</sub>	TCELAX	20		25	<del></del>	ns
Read command set up time	t <sub>RCS</sub>	TWHCEL	0		0		ns
Read command hold time referenced to CAS'9	t <sub>RCH</sub>	TCEHWX	0		0		ns
Read command hold time referenced to RAS*9	t <sub>RRH</sub>	TREHWX	20		20		ns
Write command set up time*8	twcs	TWLCEL	0		0		ns
Write command pulse width	t <sub>WP</sub>	TWLWH	20		25		ns
Write command hold time	twch	TCELWH	20		25		пs
Write command to RAS lead time	t <sub>RWL</sub>	TWLREH	50		60		ns
Write command to CAS lead time	t <sub>CWL</sub>	TWLCEH	50		60		ns
Data in set up time	tos	TDVCEL	0		0		ns
Data in hold time	toH	TCELDX	20		25		ns
CAS to W delay*8	t <sub>CWD</sub>	TCELWL	20		25		ns
Refresh set up time for CAS referenced to RAS	t <sub>FCS</sub>	TCELREL	25	-	30		ns
Refresh hold time for CAS eferenced to RAS	t <sub>FCH</sub>	TRELCEX	25		30		ns
RAS precharge to CAS active time	t <sub>RPC</sub>	TREHCEL	20		20		ns
Page mode read/write cycle time	t <sub>PC</sub>	TCELCEL	120		150		ns
Page mode read-write cycle time	t <sub>PRWC</sub>	TCEHCEH	120		150		ns
Page mode CAS precharge time	t <sub>CP</sub>	TCEHCEL	50		65		ns
CAS precharge time for CAS pefore RAS refresh cycle	t <sub>CPR</sub>	TCEHCEL	25		30		ns
						<u> </u>	

\*9 Either t<sub>RCH</sub> or t<sub>RRH</sub> must be satisfied for a read cycle.

Notes: "These symbols are described in IEEE STD. 662-1980: IEEE Standard terminology for semiconductor memory.


4 IRCD is specified as a reference point only. If IRCD < IRCD (max.) the specified maximum value of IRAC (max.) can be met. If IRCD > IRCD (max.) then IRAC is increased by the amount that IRCD exceeds IRCD (max.)

7 IRCD (min.) = IRAH (min.) + 21<sub>T</sub> + IASC (min.).


8 IWCS and ICWD are non restrictive operating parameters, and are included in the data sheet as electrical characteristics only. If IWCS > IWCS (min.), the cycle is an early write cycle, and the data out pin will remain open circuit (High Impedance) throughout the entire cycle. If ICWD > ICWD (min.), the cycle is a read-write cycle and data out will contain data read from the selected cell. If neither of the above sets of conditions is satisfied, the condition of the data out is indeterminate.

Timing Diagrams

Read Cycle




DON'T CARE



FUJITEU


Timing Diagrams (Continued)

#### Read-Write/Read-Modify-Write Cycle




Timing Diagrams (Continued)

"RAS-Only" Refresh Cycle Note:  $\overline{CAS} = V_{IH}$ ,  $\overline{W}$ , D = Don't Care,  $A_8 = V_{IL}$  or  $V_{IH}$ 



DON'T CARE


#### Page Mode Read Cycle



**FUJITSU** 

Timing Diagrams (Continued)


Page Mode Write Cycle



DON'T CARE

Timing Diagrams (Continued)


Hidden Refresh Cycle



DON'T CARE


Timing Diagrams (Continued)

" $\overline{\text{CAS}}$ -Before- $\overline{\text{RAS}}$ " Refresh Cycle Note: A,  $\overline{\text{W}}$ , D = Don't Care




XX DON'T CARE

#### Page Mode Read-Write Cycle



Timing Diagrams (Continued)


#### "CAS-Before-RAS" Refresh Counter Test Cycle




## Package Dimensions Dimensions in inches

(millimeters)

## 16-Lead Ceramic (Metal Seal) Dual In-Line Package (Case No.: DIP-16C-A03)



## 16-Lead Seam Weld Dip Package (Case No.: DIP-16C-A04)



Package Dimensions (Continued) Dimensions in inches (millimeters)

## 18-Pad Ceramic Leadless Chip Carrier LCC-18C-A06)

