# HMCS42(HD38702)

The HMCS42 is the PMOS 4-bit single chip microcomputer which contains ROM, RAM and I/O on single chip. The HMCS42 is designed to perform efficient controller function as well as arithmetic function for both binary and BCD data. The PMOS technology of the HMCS42 provides high voltage I/O capability for direct driving vacuum-fluorescent display.

- FEATURES
- 4-bit Architecture
- 512 Words of Program ROM (10 bits/Word) 32 Words of Pattern ROM (10 bits/Word)
- 32 Digits of Data RAM (4 bits/Digit)
- 22 I/O Lines
- 10 µsec Instruction Cycle Time
- All Instructions except One Instruction; Single Word and Single Cycle
- BCD Arithmetic Instructions
- Pattern Generation Instruction
- Table Look Up Capability -
- Bit Manipulation Instructions for Both RAM and I/O
- High Voltage I/O Capability, -49V max.
- Option of I/O Configuration Selectable on Each Pin; Pull Up MOS or Open Drain
- Built-in RC Oscillator
- Built-in Power-on Reset Circuit
- PMOS Technology
- Single, 10V Power Supply



#### PIN ARRANGEMENT

| $\begin{array}{c} D_{7} \\ 1 \\ 0_{6} \\ 0_{5} \\ 0_{4} \\ 0_{2} \\ 0_{5} \\ 0_{$ | HMCS42     | 28 D <sub>8</sub><br>27 D <sub>9</sub><br>26 R <sub>33</sub><br>25 R <sub>8</sub> R <sub>31</sub><br>28 R <sub>83</sub><br>29 28 R <sub>83</sub><br>20 R <sub>83</sub><br>20 R <sub>84</sub><br>20 R <sub>85</sub><br>20 R <sub>8</sub> |
|---|------------|---|
|   | (Top View) |   |

40

## BLOCK DIAGRAM



**HITACHI** Hitachi America Ltd. • 2210 O'Toole Ave. • San Jose, CA 95131 • (408) 435-8300

#### ABSOLUTE MAXIMUM RATINGS

| Item                         | Symbol            | Value       | Unit | Remarks   |
|------------------------------|-------------------|-------------|------|---|
| Pin Voltage (1)              | - V <sub>T1</sub> | -0.3 to +18 | V    | Except for pins specified by $-V_{T2}$              |
| Pin Voltage (2)              | - V <sub>T2</sub> | -0.3 to +50 | v    | Applied to high break-down voltage pins<br>[Note 3] |
| Maximum Power Consumption    | Pc                | 400         | mW   |   |
| Maximum Total Output Current | -ΣΙο              | 45          | mA   | [Note 4]  |
| Operating Temperature        | Topr              | -20 to +75  | °C   |   |
| Storage Temperature          | T <sub>stg</sub>  | -55 to +125 | °C   |   |

[NOTE 1] Permanent LSI damage may occur if maximum ratings are exceeded. Normal operation should be under the conditions of "ELECTRICAL CHARACTERISTICS-1, -2." If these conditions are exceeded, it could affect reliability of LSI.

(NOTE 2) All voltages are with respect to V<sub>SS</sub>.

[NOTE 3] High break-down voltage pins can be specified by user among the following pins. They are specified at ROM ordering using the "Mask Option List". (Unspecified pins are low break-down voltage pins.)

 $D_0$  to  $D_{\rm gr}$   $R_{00}$  to  $R_{03^{\rm r}}$   $R_{20}$  to  $R_{23^{\rm r}}$   $R_{30}$  to  $R_{33^{\rm r}}$  RESET,  $V_{\rm disp}.$  Other pins cannot be specified as high break-down voltage pin.

[NOTE 4] Maximum Total Output Current is the total sum of output currents which can flow out simultaneously from output pins and I/O common pins.

|                                       |                    | <b>T ( ( ( ( ( ( ( ( ( (</b>   |     | Value |      | Unit | Note |  |
|---------------------------------------|--------------------|--|-----|-------|------|------|------|--|
| Item                                  | Symbol             | Test Conditions  | min | typ   | max  | 0111 | Note |  |
|                                       |                    | - V <sub>DD</sub> =9V  | 4.0 |       |      | v    | 3    |  |
| Input ''Low'' Voltage (1)             |                    | $-V_{DD}=11V$  | 4.7 | -     | 49   | Ň    | 3    |  |
|                                       |                    | -V <sub>DD</sub> =9V   | 4.0 |       | 49   | v    | 4    |  |
| Input "Low" Voltage (2)               | -V <sub>IL2</sub>  | -V <sub>DD</sub> =11V  | 4.7 | 1 -   | 45   | v    |      |  |
| Input "High" Voltage (1)              | - V <sub>IH1</sub> |  | -   | -     | 2.55 | V    | 3    |  |
| Input "High" Voltage (2)              | -V <sub>IH2</sub>  |  | -   | -     | 2.0  | V    | 4    |  |
| Output "Low" Voltage (1)              | -V <sub>OL1</sub>  | -V <sub>disp</sub> =49V  | 45  | -     | -    | V    | 5    |  |
| Output "Low" Voltage (2)              | -V <sub>0L2</sub>  | 56kΩ to -49V   | 45  | -     | -    | V    | 6    |  |
| Output "High" Voltage (1)             | -V <sub>OH1</sub>  | -I <sub>OH</sub> =3mA  | -   | -     | 1.8  | V    | 7    |  |
| Output "High" Voltage (2)             | - V <sub>OH2</sub> | -I <sub>OH</sub> =10mA   | -   | -     | 1.8  | V    | 8    |  |
| Input Leakage Current                 | - 1 <sub>IL</sub>  | -V <sub>in</sub> =0 to 49V   | -   | -     | 50   | μΑ   | 9    |  |
| Pull up MOS Current                   | lp l               | -V <sub>disp</sub> =45V  | 100 | -     | 400  | μΑ   | 2    |  |
| Supply Current                        | - 1 <sub>DD</sub>  |  | -   | - 1   | 20   | mA   |      |  |
| External Clock Operation              |                    |  |     |       |      |      |      |  |
| External Clock Frequency              | f <sub>cp</sub>    | 1  | 200 | ]     | 440  | kHz  |      |  |
| External Clock Duty                   | Duty               |  | 45  | 50    | 55   | %    |      |  |
| External Clock Rise Time              | t <sub>rcp</sub>   |  | 0   | -     | 0.2  | μs   |      |  |
| External Clock Fall Time              | t <sub>fcp</sub>   |  | 0   | _     | 0.2  | μs   |      |  |
|                                       |                    | -V <sub>DD</sub> =9V   | 4.0 |       | 17   | v    |      |  |
| External Clock "Low" Level            | -V <sub>CPL</sub>  | $-V_{DD}=11V$  | 4.7 | ] –   |      | v    |      |  |
| External Clock "High" Level           | -V <sub>CPH</sub>  |  |     | -     | 1.0  | V    |      |  |
| Instruction Cycle Time                | T <sub>inst</sub>  | T <sub>inst</sub> =4/f <sub>cp</sub>   | 9.1 | -     | 20   | μs   |      |  |
| Internal Clock Operation (Rf Cf Oscil |                    |  |     |       |      |      |      |  |
| Clock Oscillation Frequency           | f <sub>usc</sub>   | $\begin{bmatrix} \mathbf{R}_{f} = 30 \mathbf{k} \Omega \pm 2\%, \\ \mathbf{C}_{f} = 100 \mathbf{p} \mathbf{F} \pm 5\% \end{bmatrix}$ | 320 | T - T | 480  | kHz  |      |  |
| Instruction Cycle Time                | T <sub>inst</sub>  | T <sub>inst</sub> =4/f <sub>OSC</sub>  | 8.4 | _     | 12.5 | μs   |      |  |

## ELECTRICAL CHARACTERISTICS-1 ( $-V_{DD}$ = 10V±10%, $-V_{disp}$ =49V max., Ta=-20 to +75°C)

Hitachi America Ltd. • 2210 O'Toole Ave. • San Jose, CA 95131 • (408) 435-8300

## Specifications of low break-down voltage pins specified by user are as follows. $(-V_{DD} = 10V \pm 10\%, -V_{disp} = 17V \text{ max., } Ta = -20 \text{ to } +75^{\circ}\text{C})$

| lite m                   | Symbol             | Symbol Test Conditions Value |     |     |     |          |   |  |  |  |
|--------------------------|--------------------|------------------------------|-----|-----|-----|----------|---|--|--|--|
| Item                     | Symbol             | rest conditions              | min | typ | max | Unit Not |   |  |  |  |
|                          |                    | -v <sub>DD</sub> =9V         | 4.0 |     | 17  | v        | 3 |  |  |  |
| nput ''Low'' Voltage (1) | -V <sub>IL1</sub>  | $-V_{DD}=11V$                | 4.7 | 1 - | ''  | l v      |   |  |  |  |
|                          |                    | - V <sub>DD</sub> =9V        | 4.0 | ]   | 17  | v        | 4 |  |  |  |
| Input "Low" Voltage (2)  | -V <sub>IL2</sub>  | $-V_{DD}=11V$                | 4.7 | ] - |     |          |   |  |  |  |
| Output "Low" Voltage (1) | - V <sub>OL1</sub> | -V <sub>disp</sub> =10V      | 8.5 | -   | -   | V        | 5 |  |  |  |
| Output "Low" Voltage (2) | - V <sub>0L2</sub> | 56k $\Omega$ to -10V         | 8.5 | - 1 | -   | V        | 6 |  |  |  |
| Input Leakage Current    | - I <sub>IL</sub>  | -V <sub>in</sub> =0 to 17V   | -   | -   | 5   | μΑ       | 9 |  |  |  |
| Pull up MOS Current      | lp.                | $-V_{disp} = 10V$            | 80  |     | 350 | μΑ       | 2 |  |  |  |

[NOTE 1] All voltages are with respect to  $V_{SS}$ . [NOTE 2] Pull up MOS current (the current which flows in  $V_{disp}$  through pull up MOS when the pin is connected to  $V_{SS}$ ) varies with the value of  $V_{disp}$ . It is shown in Figure 1.



Figure 1 IP vs. Vdisp

- [NOTE 3] This is applied to D<sub>0</sub> to D<sub>3</sub>, R<sub>00</sub> to R<sub>03</sub>. [NOTE 4] This is applied to RESET. The HMCS42 is in the reset state when RESET is at "1" (High) level, and in the operating state at "0" (Low) level. When Built-in Reset is used, RESET should be connected to V<sub>DD</sub>.
- [NOTE 5] This is applied to With Pull up MOS pins.
- [NOTE 6] This is applied to No Pull up MOS pins.
- [NOTE 7] This is applied to R<sub>20</sub> to R<sub>23</sub>, R<sub>30</sub> to R<sub>33</sub>.
- [NOTE 8] This is applied to  $D_0$  to  $D_9$ . [NOTE 9] Pull up MOS current is excluded.

## Hitachi America Ltd. • 2210 O'Toole Ave. • San Jose, CA 95131 • (408) 435-8300

## ■ ELECTRICAL CHARACTERISTICS-2 (Ta=-20 to +75°C)

Reset

|                        |                   | Val  | Unit                |     |    |  |
|------------------------|-------------------|--|---------------------|-----|----|--|
| ltem                   | Symbol            | Test Conditions                            | min                 | max |    |  |
| Power Supply Fall Time | t <sub>fDD</sub>  | Built-in Reset                             | 0.1                 | 10  | ms |  |
| Power Supply OFF Time  | t <sub>OFF</sub>  | Built-in Reset                             | 1                   | -   | ms |  |
| RESET Pulse Width (1)  | t <sub>RST1</sub> | External Reset -V <sub>DD</sub> =9 to 11V  | 1                   | -   | ms |  |
| RESET Pulse Width (2)  | t <sub>RST2</sub> | External Reset - V <sub>DD</sub> =9 to 11V | 2.T <sub>inst</sub> | -   | μs |  |
| RESET Fall Time        | t <sub>fRST</sub> |  | - 1                 | 20  | ms |  |
| RESET Rise Time        | t <sub>rRST</sub> |  |                     | 20  | ms |  |

[NOTE] All voltages are with respect to V<sub>SS</sub>.

#### SIGNAL DESCRIPTION

The input and output signals for the HMCS42, shown in PIN ARRANGEMENT, are described in the following paragraphs.

#### V<sub>DD</sub> and V<sub>SS</sub>

Power is supplied to the HMCS42 using these pins.  $V_{\rm DD}$  is power of logic parts and V<sub>SS</sub> is ground connection.

## $V_{disp}$

 $V_{disp}$  is used as power supply of Pull up MOS and has no relation to internal logic operation.

#### RESET

This pin resets the HMCS42 independently of the automatic resetting capability (ACL; Built-in Reset Circuit) already in the HMCS42. The HMCS42 can be reset by pulling RESET high.

Refer to RESET FUNCTION for additional information.

#### OSC

This pin provides control input for the Built-in oscillator circuit. Resistor, capacitor, and external oscillator can be connected to this pin to provide a system clock with various degrees of stability/cost tradeoffs. Lead length and stray capacitance on this pin should be minimized.

Refer to OSCILLATOR for recommendations about this pin.

#### ٠ TEST

This pin is not for user application and must be connected to V<sub>SS</sub>.

#### R<sub>oo</sub> to R<sub>os</sub>

These 4 lines are arranged into one 4-bit Data Input Channel. It is directly addressed by the operand of input instruction.

Refer to INPUT/OUTPUT for additional information.

#### R<sub>20</sub> to R<sub>23</sub>, R<sub>30</sub> to R<sub>33</sub>

These 8 lines are arranged into two 4-bit Data Output Channels. The 4-bit registers (Data I/O Register) are attached to these channels. Each channel is directly addressed by the operand of output instruction.

Refer to INPUT/OUTPUT for additional information.

#### D<sub>0</sub> to D<sub>3</sub>

These lines are four 1-bit Discrete Input/Output Common pins. The 1-bit latches are attached to these pins. Each pin is addressed by the Y register. It is also addressed directly by the operand of input/output instruction.

Refer to INPUT/OUTPUT for additional information.

#### D₄ to D<sub>9</sub>

These lines are six 1-bit Discrete Output pins. The 1-bit latches are attached to these pins. Each pin is addressed by the Y register.

Refer to INPUT/OUTPUT for additional information.

## 🕲 HITACHI

Hitachi America Ltd. • 2210 O'Toole Ave. • San Jose, CA 95131 • (408) 435-8300

## ROM

#### **ROM Address Space**

ROM is used as program and pattern (constants) memory. The instruction used in the HMCS42 consists of 10 bits. These 10 bits are called "a word", which is a unit for writing into the ROM

The program area is even pages of pages 0 to 14. Therefore, the number of program words is  $512 (64 \times 8)$ .

Address 0 to address 15 (decimal) of page 26 and page 30 are the pattern area. Each area is equivalent to 16 words.

In the pattern area, no program can be stored. The area is only used to store patterns (constants) that are referred in programs. In the program area, also patterns can be stored.

The ROM address space is shown in Figure 2.



Figure 2 ROM Address Space

#### • Program Counter (PC)

The program counter is used for addressing the program area. It consists of the page part and the address part as shown in Figure 3.

| Page Part-                                      |   |                 | /   | Address | a Part-         |     |     |
|---|---|-----------------|-----|---------|-----------------|-----|-----|
| PC <sub>9</sub> PC <sub>8</sub> PC <sub>7</sub> | 0 | PC <sub>5</sub> | PC₄ | PC3     | PC <sub>2</sub> | PC1 | PCo |

Figure 3 Configuration of Program Counter

Once a certain value is loaded into a page part, it is unchanged until other value is loaded by the program. Any even number among 0 to 14 can be set in the page part.

The address part consists of a random sequential counter and this counter counts up for each instruction cycle. All instructions except the pattern instruction are executed in one cycle. While the pattern instruction is executed in two cycles. The sequence indicated in decimal and hexadecimal is shown in Table 1. This sequence forms a loop and has neither the starting nor ending points. It generates no overflow carry. Therefore, instructions on a same page are executed in order unless the contents of the page part is unchanged.

| Table 1 Sequence of | f the PC | Address Part |  |
|---------------------|----------|--------------|--|
|---------------------|----------|--------------|--|

| Decimal | Hexadecimal | Decimal | Hexadecimal | Decimal | Hexadecimal |
|---------|-------------|---------|-------------|---------|-------------|
| 63      | 3F          | 5       | 05          | 9       | 09          |
| 62      | 3E          | 11      | OB          | 19      | 13          |
| 61      | 3D          | 23      | 17          | 38      | 26          |
| 59      | 3В          | 46      | 2E          | 12      | ос          |
| 55      | 37          | 28      | 1C          | 25      | 19          |
| 47      | 2F          | 56      | 38          | 50      | 32          |
| 30      | 1E          | 49      | 31          | 37      | 25          |
| 60      | 3C          | 35      | 23          | 10      | 0A          |
| 57      | 39          | 6       | 06          | 21      | 15          |
| 51      | 33          | 13      | OD          | 42      | 2A          |
| 39      | 27          | 27      | 1B          | 20      | 14          |
| 14      | OE          | 54      | 36          | 40      | 28          |
| 29      | 1D          | 45      | 2D          | 16      | 10          |
| 58      | 3A          | 26      | 1A          | 32      | 20          |
| 53      | 35          | 52      | 34          | 0       | 00          |
| 43      | 2B          | 41      | 29          | 1       | 01          |
| 22      | 16          | 18      | 12          | 3       | 03          |
| 44      | 2C          | 36      | 24          | 7       | 07          |
| 24      | 18          | 8       | 08          | 15      | OF          |
| 48      | 30          | 17      | 11          | 31      | 1F          |
| 33      | 21          | 34      | 22          |         |             |
| 2       | 02          | 4       | 04          |         |             |

#### Designation of ROM Address and ROM Code

The page part of the ROM address is represented by decimal and the address part is divided into 2 parts (2 bits and 4 bits) and represented by hexadecimal.

One word (10 bits) is divided into three parts (2 bits, 4 bits and 4 bits from the most significant bit  $O_{10}$ ) and represented by hexadecimal.

The examples are shown in Figure 4.

#### (a) ROM Address



(b) ROM Code





## CHITACHI

Hitachi America Ltd. • 2210 O'Toole Ave. • San Jose, CA 95131 • (408) 435-8300

#### PATTERN GENERATION

The pattern (constants) can be accessed by the pattern instruction (P). The pattern can be written in any address of the ROM address space.

#### Reference

ROM addressing for the pattern reference is performed by modifying the program counter with the accumulator, the carry F/F and the operand p. Figure 5 shows how to modify the program counter. The address part is replaced with the accumulator and 0s, while the page part is logically ORed with 0s, C (F/F) and the lower bit of the operand  $p(p_0)$ . The upper bit  $(p_1)$  of the operand is for referring to the pattern area.

Non-existing ROM area can not be referred.

The contents of the PC is only modified apparently and is not changed. Then the address is counted up after the execution of the pattern instruction and next instruction but one is executed. Therefore, the instruction just after the pattern instruction (P) should be NOP.

The pattern instruction is executed in 2 cycles.

#### Generation

The bit pattern of referred ROM address is generated by the following two ways.

(i) The pattern is loaded into Accumulator.

(ii) The pattern is loaded into the data I/O registers R2 and R3.

The command bits (O<sub>9</sub>, O<sub>10</sub>) in the pattern determine which way is taken.

Mode (i) is performed when O<sub>9</sub> is "1" and mode (ii) is performed when O<sub>10</sub> is "1"

Mode (i) and mode (ii) are simultaneously performed when both O<sub>9</sub> and O<sub>10</sub> are "1"

The correspondence of each bit of the pattern is shown in Figure 6.

#### CAUTION

In the program execution, the pattern can not be distinguished from the instruction. When the program is running at the address written as a pattern, the instruction corresponding to the pattern bit is executed. Take care not to execute a pattern as an instruction.



Figure 5 ROM Addressing for Pattern Generation



Figure 6 Correspondence of Each Bit of Pattern

| Table 2 | Examples of | how | to us | e Pattern | Instruction |
|---------|-------------|-----|-------|-----------|-------------|
|---------|-------------|-----|-------|-----------|-------------|

|        | Be       | ore E | xecutio | n      |   | Referred       |     | After E | Remark |    |    |               |
|--------|----------|-------|---------|--------|---|----------------|-----|---------|--------|----|----|---------------|
| Family | PC Value | p     | С       | в      | Α | ROM<br>Address |     | В       | Α      | R2 | R3 |               |
|        | 0-3F     | 1     | 0       | $\sim$ | 0 | 8-00           | 131 |         | 8      | -  | _  |               |
|        | 2-3F     | 3     | 1       |        | 8 | 30-08          | 231 |         | -      | С  | 8  | <b>_</b>      |
| HMCS42 | 14-00    | 2     | 0/1     | $\sim$ | 9 | 30-09          | 331 |         | 8      | С  | 8  |               |
|        | 10-01    | 2     | 0       | $\sim$ | 5 | 26-05          | 331 |         | 8      | С  | 8  |               |
|        | 8-00     | 2     | 1       | 17     | 5 | 28-05          |     |         |        |    |    | not allowable |

"-" means that the value does not change after execution of the instruction.

\*\* "0/1" means that either "0" or "1" may be selected.

\*\*\* The value of the PC and the ROM address are divided into the page and the address parts. The page part is represented by decimal and the address part by hexadecimal.

## 

Hitachi America Ltd. • 2210 O'Toole Ave. • San Jose, CA 95131 • (408) 435-8300

#### BRANCH

ROM is accessed according to the program counter sequence and the program is executed. In order to jump to an optional address out of the sequence, there are four ways.

They are explained in the following paragraphs.

#### • BR

By BR instruction, the program branches to an address in the current page.

The lower 6 bits of ROM output (operand a,  $O_6$  to  $O_1$ ) are transferred to the lower 6 bits of the program counter. This instruction is a conditional instruction and executed only when the Status is "1". If it is "0", the instruction is skipped and it becomes "1". The operation is shown in Figure 7.

#### LPU

By LPU instruction, a jump between pages is performed.

The lower 4 bits of ROM output are transferred to the page part of the program counter with delay by one-cycle time. Therefore, the cycle just after the issuing of this instruction is on the same page and the page jump is performed at the next cycle.

This instruction is conditional, and is executed only when the Status is "1". But the Status is unchanged (remains "0") even if it is skipped.

LPU instruction is used in combination with BR instruction or CAL instruction as the macro instruction of BRL or CALL instruction.

The LPU operation is shown in Figure 8.

#### • BRL

By BRL instruction, the program branches to an address in any page.

This is a macro instruction composed of LPU and BR and divided into two steps as follows.

#### BRL $a - b \rightarrow LPU$ a < Jump to address b on page a > BR b



#### TBR (Table Branch)

By TBR instruction, the program branches referring to the table.

The program counter is modified by Accumulator, the Carry F/F, and the operand p. Accumulator and 0s are assigned into the address part of the program counter. The 0s, Carry F/F, and the operand p<sub>1</sub>, p<sub>0</sub> are logically ORed with the page part of the program counter.

TBR modifies the PC in the same way as the pattern instruction (P) does. The method for modification is shown in Figure 9.







Figure 8 LPU Operation



Figure 9 Modification of Program Counter by TBR Instruction

#### SUBROUTINE JUMP

There are two types of subroutine jumps. They are explained in the following paragraphs.

#### • CAL

By CAL instruction, subroutine jump to the Subroutine Space is performed.

The program counter is saved in the following order.  $PC+1 \rightarrow ST1 \rightarrow ST2$ 

The page part of PC is 0. The lower 6 bits of ROM output (operand a,  $O_6$  to  $O_1$ ) are transferred to the lower 6 bits of the program counter.

CAL instruction is a conditional instruction and executed only when the Status is "1". If it is "0", the instruction is skipped and it becomes "1".

The save condition of the program counter when CAL instruction is executed is shown in Figure 10.



Figure 10 Save Condition of the Program Counter When CAL Instruction is Executed

HITACHI
Hitachi America Ltd. • 2210 O'Toole Ave. • San Jose, CA 95131 • (408) 435-8300

• CALL

By CALL instruction, subroutine jump to an address in any page is performed.

This is a macro instruction of LPU and CAL. The subroutine jump to the page specified by LPU enables the subroutine jump to an optional address.

$$\begin{array}{c} CALL \quad a - b \rightarrow LPU \ a \\ < Subroutine jump to address b on page a > CAL \ b \end{array}$$

CALL instruction is conditional because of its characteristics of LPU and CAL instructions and is executed when the Status is "1". If the Status is "0", this instruction is skipped and the Status becomes "1".

#### B RAM

RAM is a memory used for storing data and saving the contents of the registers. Its capacity is 32 digits (128 bits) where one digit consists of 4 bits.

RAM is addressed with the matrix of the file No. and the

digit No.

The file No. is set in the X register and the digit No. in the Y register for reading, writing or testing. Specific digits in RAM can be addressed not via the X register and Y register. These digits, 13 digits (MR0, MR4 to MR15), are called "Memory Register (MR)". The memory register can be exchanged with the accumulator by XAMR instruction.

The RAM address space is shown in Figure 11.

If an instruction consists of a simultaneous read/write operation of RAM (exchange between the contents of RAM and those of the register), the writing data doesn't affect the reading data because read operation precedes write operation.

The RAM bit manipulation instruction enables any addressed RAM bit to be set, reset, or tested. The bit assignment is specified by the operand n of the instruction.

The bit test makes the Status "1" when the assigned bit is "1" and makes it "0" when the assigned bit is "0".

Correspondence between the RAM bit and the operand n is shown in Figure 12.

|    | Y  | 15    | 14    | 13    | 12    | 11    | 10    | 9    | 8    | 7 | 6    | 5    | 4    | 3 | 2 | 1 | 0    |             |
|----|----|-------|-------|-------|-------|-------|-------|------|------|---|------|------|------|---|---|---|------|-------------|
| x` | fd | 15    | 14    | 13    | 12    | 11    | 10    | 9    | 8    | 7 | 6    | 5    | 4    | 3 | 2 | 1 | 0    | ← digit No. |
| 0  | 0  |       |       |       |       |       |       |      |      |   | 1    |      |      |   |   |   | MR 0 |             |
| 4  | 4  | MR 15 | MR 14 | MR 13 | MR 12 | MR 11 | MR 10 | MR 9 | MR 8 |   | MR 6 | MR 5 | MR 4 |   |   |   |      |             |



Figure 11 RAM Address Space



Figure 12 RAM Bit and Operand n

#### REGISTER

The HMCS42 has four registers and two latches available to the programmer. The latches are the Carry F/F and the Status F/F. They are explained in the following paragraphs.

#### • Status F/F (S)

The Status F/F latches the result of logical or arithmetic operations (Not Zero, Overflow) and bit test operations. The Status F/F affects conditional instructions (LPU, BR and CAL instructions). These instructions are executed only when the Status F/F is "1". If it is "0", these instructions are skipped and the Status F/F becomes "1".

## Accumulator (A; A Register) and Carry F/F (C)

The result of the Arithmetic Logic Unit (ALU) operation (4 bits) and the overflow of the ALU are loaded into the accumulator and the Carry F/F respectively. The Carry F/F can be set, reset or tested. Combination of the accumulator and the Carry F/F can be right or left rotated. The accumulator is the main register for ALU operation and the Carry F/F is used to store the overflow generated by ALU operation when the calculation of two or more digits (4 bits/digit) is performed.

#### X Register (X)

The result of ALU operation (1 bit) is loaded into this register. The X register has exchangeability for the SPX register. It addresses the RAM file and composed of 1-bit (0 or 4) register.

## SPX Register (SPX)

The SPX register is exchangeable with the X register.

The SPX register is used to stack the contents of the X register and expand the addressing system of RAM in combination with the X register. It is composed of 1-bit (0 or 4) register.

#### Y Register (Y)

The result of ALU operation (4 bits) is loaded into this register. The Y register can calculate itself simultaneously with transferring data by the bus lines, which is usable for the calculation of two or more digits (4 bits/digit). The Y register addresses the RAM digits and 1-bit Discrete I/Os.

#### INPUT/OUTPUT

#### 4-bit Data Input/Output Channel (R)

The HMCS42 has one 4-bit Data Input Channel (R0) and two Data Output Channels (R2, R3).

The 4-bit register is attached to R2 and R3 channels.

Channel addressing is performed by the program. The input instruction inputs 4-bit data into the accumulator (A register) through R0 channel.

The data is transferred from the accumulator to the Data I/O Registers R2 and R3 via the bus lines. ROM bit patterns are loaded into the Data I/O Registers R2 and R3 by the pattern instruction.

## O HITACHI

Hitachi America Ltd. • 2210 O'Toole Ave. • San Jose, CA 95131 • (408) 435-8300

The block diagram is shown in Figure 13. The I/O timing is shown in Figure 14.

## • 1-bit Discrete Input/Output Pin (D)

The HMCS42 has ten 1-bit Discrete Pins. The  $D_0$  to  $D_3$  are 1-bit Discrete I/O Common Pins and the  $D_4$  to  $D_9$  are 1-bit Discrete Output Pins.

The 1-bit Discrete I/O is addressed by the Y register. The addressed latch can be set or reset by output instruction and level ("0" or "1") of the addressed pin can be tested by an input instruction.

Note that, since the latch output is directly connected to the pin even during execution of input instruction, the input data is wired logic of the latch output and the pin input. Therefore, the latch should be reset to "0" not to affect the pin input before execution of input instruction.

The  $D_0$  to  $D_3$  pins are also addressed directly by the operand n of input/output instruction and can be set or reset.

The block diagram is shown in Figure 15 and the I/O timing is in Figure 16.

#### I/O Configuration

The I/O configuration of each pin can be specified among Open Drain and With Pull up MOS using a mask option as shown in Figure 17.







Figure 15 Discrete I/O Block Diagram

48

HITACHI
 Hitachi America Ltd. • 2210 O'Toole Ave. • San Jose, CA 95131 • (408) 435-8300



Figure 16 Timing Chart of Discrete 1/0

No Pull up MOS (Open drain)



No Pull up MOS (Open drain)





With Pull up MOS



Figure 17 I/O Configuration

#### RESET FUNCTION

The reset is performed by setting the RESET pin to "1" ("High") and the HMCS42 gets into operation by setting it to "0" ("Low"); Refer to Figure 18. Moreover, the HMCS42 has the automatic reset function (Built-in Reset). But this Built-in Reset restricts the rise condition of the power supply; Refer to Figure 19.

Internal conditions are specified as follows by the reset function.

 Program Counter (PC) is set to address 3F on page 14 (14-3F).  I/O latch and registers (D<sub>0</sub> to D<sub>9</sub>, R2, R3) are set to "0". Note that other blocks (Status, Register, RAM, etc.) are not cleared.

#### OSCILLATOR

The HMCS42 contains its own on-board oscillator and clock circuit (Built-in CPG) requiring only an external timing control element. Also an external oscillator can supply an externally generated clock as a frequency source.

User can select Built-in CPG ( $R_f C_f$  Oscillator) or External CPG by a mask option as shown in Figure 20.

# **(408)** HITACHI Hitachi America Ltd. • 2210 O'Toole Ave. • San Jose, CA 95131 • (408) 435-8300

50



 $\cdot$   $t_{RST1}$  includes the time required from the power ON until the operation gets into the constant state.

tRST2 is applied when the operation is in the constant state.

Figure 18 RESET Timing



Figure 19 Power Supply Timing for Built-in Reset Circuit

(a) Internal Clock Operation Using Resistor Rf and Capacitor Cf (Built-in CPG ; Rf Cr Oscillator)



(b) External Clock Operation (External CPG)



Figure 20 Clock Operation Mode



#### INSTRUCTION LIST

The instructions of the HMCS42 are listed according to their functions, as shown in Table 3.

| Group                  | Mnemonic  | Function   | Status  |
|------------------------|-----------|--|---------|
|                        | LAY       | $Y \rightarrow A$  |         |
| Register · Register    | LASPX     | SPX - A  |         |
| Instruction            | XAMR m    | A ↔ MR (m)   |         |
| <u> </u>               | LXA       | $A \rightarrow X$  |         |
|                        | LYA       | $A \rightarrow Y$  |         |
|                        | LXLi      | $i \rightarrow X$  |         |
|                        | LYLI      | $i \rightarrow Y$  |         |
| RAM Address Register   | IY        | $Y+1 \rightarrow Y$  | NZ      |
| Instruction            | DY        | $Y-1 \rightarrow Y$  | NB      |
|                        | AYY       | $Y + A \rightarrow Y$  | С       |
|                        | SYY       | $Y - A \rightarrow Y$  | NB      |
|                        | XSPX      | X ↔ SPX  |         |
|                        | LAM (X)   | $M \rightarrow A \ (X \leftrightarrow SPX)$                  |         |
| RAM · Register         | XMA (X)   | $M \leftarrow A \ (X \leftarrow SPX)$                        |         |
| Instruction            | LMAIY (X) | $A \rightarrow M, Y+1 \rightarrow Y (X \leftrightarrow SPX)$ | NZ      |
|                        | LMADY (X) | $A \rightarrow M, Y = 1 \rightarrow Y (X \rightarrow SPX)$   | NB      |
| Immediate Transfer     | LMIIY i   | $i \rightarrow M, Y+1 \rightarrow Y$                         | NZ      |
| Instruction            | LALI      | i → A  |         |
|                        | Ali       | $A+i \rightarrow A$  | С       |
|                        | AMC       | $M+A+C (F/F) \rightarrow A$                                  | с       |
|                        | SMC       | $M - A - \overline{C} (F/F) \rightarrow A$                   | NB      |
|                        | AM        | $M + A \rightarrow A$  | C       |
|                        | DAA       | Decimal Adjustment (Addition)                                |         |
|                        | DAS       | Decimal Adjustment (Subtraction)                             |         |
| Arithmetic Instruction | NEGA      | $\vec{A} + 1 \rightarrow A$                                  |         |
|                        | SEC       | "1" → C (F/F)  |         |
|                        | REC       | "O" → C (F/F)  |         |
|                        | тс        | Test C (F/F)   | C (F/F) |
|                        | ROTL      | Rotation Left  |         |
|                        | ROTR      | Rotation Right   |         |
| - <u> </u>             | MNEI i    | M ≠ i  | NZ      |
|                        | YNEI i    | Y≠i  | NZ      |
| Compare Instruction    | ANEM      | A ≠ M  | NZ      |
|                        | ALEI i    | A ≦ i  | NB      |
|                        | ALEM      | A ≦ M  | NB      |
|                        | SEM n     | "1" → M (n)  |         |
| RAM Bit Manipulation   | REM n     | $"O" \rightarrow M (n)$                                      |         |
| Instruction            | TM n      | Test M (n)   | M (n)   |

(to be continued)

## Hitachi America Ltd. • 2210 O'Toole Ave. • San Jose, CA 95131 • (408) 435-8300

| Group        | Mnemonic | Function                               | Status |  |
|--------------|----------|--|--------|--|
|              | BR a     | Branch on Status 1                     | 1      |  |
|              | CAL a    | Subroutine Jump on Status 1            | 1      |  |
| ROM Address  | LPU u    | Load Program Counter Upper on Status 1 |        |  |
| Instruction  | TBR p    | Table Branch                           |        |  |
|              | RTN      | Return from Subroutine                 |        |  |
|              | SED      | "1" → D (Y)                            |        |  |
|              | RED      | "0" → D (Y)                            |        |  |
|              | TD       | Test D (Y)                             | D (Y)  |  |
| Input/Output | SEDD n   | ''1'' → D (n)                          |        |  |
| Instruction  | REDD n   | "0" → D (n)                            |        |  |
|              | LAR p    | R (p) → A                              |        |  |
|              | LRAp     | $A \rightarrow R (p)$                  |        |  |
|              | Рр       | Pattern Generation                     |        |  |
|              | NOP      | No Operation                           |        |  |

[NOTE] 1. (X) after a mnemonic code has two meanings as follows.

Mnemonic only Instruction execution only

After instruction execution, X \leftrightarrow SPX Mnemonic with X

 $\begin{array}{l} \mathsf{M} \rightarrow \mathsf{A} \\ \mathsf{M} \rightarrow \mathsf{A}, \, \mathsf{X} \leftrightarrow \mathsf{SPX} \end{array}$ 

(Example) LAM LAMX

2. Status column shows the factor which brings the Status F/F "1" under judgement instruction or instruction accompanying the judgement. NZ ..... ALU Not Zero

C ..... ALU Overflow in Addition, that is, Carry

NB ..... ALU Overflow in Subtraction, that is, No Borrow

. Contents of the status column affects the Status F/F directly. Except above ...

3. The Carry F/F (C(F/F)) is not always affected by executing the instruction which affects the Status F/F.

Instructions which affect the Carry F/F are eight as follows.

- AMC SEC SMC REC
- DAA ROTL
- DAS ROTR

4. All instructions except the pattern instruction (P) are executed in 1 cycle. The pattern instruction (P) is executed in 2 cycles.

### 52

HITACHI

Hitachi America Ltd. • 2210 O'Toole Ave. • San Jose, CA 95131 • (408) 435-8300

#### HMCS42 Mask Option List

| Date                                  |  |
|---------------------------------------|--|
| Customer                              |  |
| Dept.                                 |  |
| Name                                  |  |
| ROM CODE ID                           |  |
| LSI Type Name<br>(entered by Hitachi) |  |

(1) I/O Option

| Pin               |        | I/O Option |      | Pin | Pin              |   | I/O Option |  | Remarks |
|-------------------|--------|------------|------|-----|------------------|---|------------|--|---------|
| Name              | 1/0  - | VO Bemarks | Name | 1/O | А                | В |            |  |         |
| Do                | 1/0    |            |      |     | R <sub>oo</sub>  | I |            |  |         |
| D1                | 1/0    |            |      |     | R <sub>01</sub>  | I |            |  |         |
| D <sub>2</sub>    | 1/0    |            |      |     | R <sub>02</sub>  | 1 |            |  |         |
|                   | 1/0    |            |      |     | R <sub>03</sub>  | 1 |            |  |         |
| <br>D₄            | 0      | ·          | 1    |     | R <sub>20</sub>  | 0 |            |  |         |
| D <sub>5</sub>    | 0      |            |      |     | R <sub>21</sub>  | 0 |            |  |         |
| De                | 0      |            |      |     | R22              | 0 |            |  |         |
| D,                | 0      |            |      |     | R <sub>23</sub>  | 0 |            |  |         |
| D <sub>8</sub>    | 0      |            |      |     | R <sub>30</sub>  | 0 |            |  |         |
| <br>D,            | 0      |            |      | -   | R <sub>3</sub> , | 0 |            |  |         |
| RESET             | 1      |            |      |     | R <sub>32</sub>  | 0 |            |  |         |
| V <sub>disp</sub> | Power  |            |      |     | R <sub>33</sub>  | 0 |            |  |         |
| * disp            | Supply |            |      |     |                  |   |            |  |         |

 $\bigstar$  Specify the I/O composition with a mark of "O" in the applicable composition column.

A: High Break-down Voltage B: With pull up MOS

## (2) Package

| Package |        |  |  |  |
|---------|--------|--|--|--|
|         | DP-28  |  |  |  |
|         | DP-28S |  |  |  |

☆ Mark "√" in "□" for the selected package.

#### (3) CPG

| CPG |   |  |  |
|-----|---|--|--|
|     | External CPG  |  |  |
|     | Built-in CPG (R <sub>f</sub> C <sub>f</sub> Oscillator) |  |  |

★ Mark "✓" in "□" for the selected CPG.