8192 Bit Electrically Alterable Read Only Memory

FEATURES


- 2048 word x 4 bit organization
- 11 bit binary addressing
- ±5. -14. -24V power supplies
- Block erasable
- 1 year unpowered data storage
- TTL compatible with pull up resistors on inputs
- Tri-state outputs
- Read time: 1.6µs
- Write time: 10ms, erase time: 100ms
- Chip select

DESCRIPTION

The ER2810 IR and ER2810 HR are fully decoded 2048 x 4-bit electrically erasable and reprogrammable ROMs utilizing second-generation MNOS epitaxial processing technology.


Data is stored by applying negative writing pulses that selectively tunnel charge into the oxide-nitride interface of the gate insulator of the 8192 MNOS memory transistors. When the writing voltage is removed, the charge trapped at the interface is manifested as a negative shift in the threshold voltage of the selected memory transistors.

The ER2810 IR and ER2810 HR are screened to Mil Std. 883B/method 5004.1/level B, pre-cap visual inspection, environmental testing, burn-in and external visual. They are available in 24 lead



ceramic dual in line packages.

Stored data may be accessed a minimum of 2×10^{10} times without refresh and is non-volatile in the unpowered state in excess of one year. Data is erased by applying a $V_{\rm SS}$ –28V pulse to the erase substrate of the device. Data may be reprogrammed, without degradation of the retention time, up to 10^5 times, beyond which a gradual, logarithmic fall off is seen. All outputs are at logic high when the device is in the erased state.



ELECTRICAL CHARACTERISTICS

Maximum Ratings*

All inputs and outputs relative to V _{SS}	+0.3V to -30V
Storage temperature	
Soldering temperature of leads (10 seconds)	+300° C

* Exceeding these ratings could cause permanent damage to the device. This is a stress rating only and functional operation of this device at these conditions is not implied—operating ranges are specified in Standard Conditions. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Data labeled "typical" is presented for design guidance only and is not guaranteed.

RECOMMENDED OPERATING CONDITIONS $T_A = -40^{\circ}$ C to $+85^{\circ}$ C for ER2810IR $T_A = -55^{\circ}$ C to $+95^{\circ}$ C for ER2810HR

Symbol	Parameter	Erase Mode		Write Mode			Read Mode				
	raiameter	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Units
V_{DD}	Supply Voltage	4.75	Vss	Vss+0.3	V _{SS} -29	Vss-28	Vss-27	Vss-20	Vss-19	Vss-18	v
V_{ss}	Substrate supply			V 55 7 U.S	V 55 - 2-3	V 55-20	VSS-21	VSS-20	Vss-19	V _{SS} -10	V
	voltage	4.75	5.0	5.25	4.75	5.0	5.25	4.75	5.0	5.25	l v
V _M	Memory voltage	_	Vss		Vss-29	Vss-28	V _{ss} -27	Vss-10.5		Vss-9.5	ľv
V _R	Reference voltage	_	Vss	_		Vss	V.3.3	V _{ss} -20	V _{SS} -19	V _{SS} -18	ľ
VEER	Erase substrate input				l	* 33		1 33 20	455-10	V 55-10	· •
	high	Vss-0.4	V _{ss}	Vss+0.3	Vss-0.4	Vss	Vss+0.3	Vss-0.4	V_{ss}	Vss+0.3	v
Veri	Erase substrate input					,		*** *	V 55	V.S.S. O.O	٧
	low	Vss-29	Vss-28	Vss-27	No	t Applica	able	No.	t Applica	ble	v
VwH	Write control input high	Vss-1.5	Vss	V _{SS} +0.3	Vss-1.5	V _{SS}	Vss+0.3	Vss-1.5 I		V _{ss} +0.3	v
Vwr.	Write control input low	Vss-29	_	Vss-4.4	Vss-29	_	Vss-4.4		t Applica		v
V <i>ф</i> н	φ ₁ input high voltage		V_{ss}	_	Vss-0.8	V_{ss}	Vss+0.3	Vss-0.8 I	Vss	Vss+0.3	v
V φ _L	φ, input low voltage	No	t Applica	ble	Vss-29	Vss-28	Vss-27	Vss-25	V _{ss} -19	Vss-18	v
VIH	Address and CS input		• •		155 20	,	- 33 -	1 33 20	V 55-12	V 55-10	
	high		on't Car	e	Vss-1.5	V _{ss}	Vss+0.3	Vss-1.5	Vss	Vss+0.3	v
Vn	Address and CS input	_		•	1	1 33	V 55 1 G.G	VSS-1.5	VSS	VSSTU.3	•
	low		Oon't Car	e	V _{DD}		Vss-4.4	V _{DD}		Vss-4.4	v
V _{DH}	Data input high voltage		on't Car		Vss-1.5	Vss	Vss+0.3	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1			v
V _{DL}	Data input low voltage		on't Car		V _{DD}	- 255	Vss-4.4				v

STATIC ELECTRICAL CHARACTERISTICS $T_A = -40^{\circ}$ C to $+85^{\circ}$ C for ER2810IR $T_A = -55^{\circ}$ C to $+95^{\circ}$ C for ER2810HR (NO EXTERNAL LOADS EXCEPT AS NOTED)

Symbol	Parameter	Conditions All Pins at V _{ss} Unless Noted	Min	Тур	Max	Unit
I_{IN}	Input leakage current (except pins 1, 2,					
	4, 5, 6, 7, 8, and 24) at Vss-15V	ϕ 1=V _{DD} =V _{SS} -20	l _	_	-2.0	μА
$ \phi_i $	φ ₁ leakage current at V _{ss} -29V	$V_{DD}=V_{SS}-29, \overline{W}=V_{SS}-25$	l _	_	-200	μA
lo	Output leakage current at Vss-15V	Chip deselected	_	_	-10.0	μA
leer.	Erase leakage current at			_	-10.0	μ^
	V _{SS} -28V	W=V _{ss} -25	l _		-200	μΑ
I_{DD1}	V _{DD} supply current -		!	_	-200	μ^
	read mode at V _{SS} -19V	Outputs open (See Figure 6)		16	20	mA
1002	V _{DD} supply current -				20	""
	Write mode at Vss-28V	Outputs open (See Figure 5)	_	30	40	mA
Vон	Data output high voltage - TTL load	One Series 7400 TTL load with		30	40	""
]	Rs = 1K, Vcc = Vss	V _{ss} -1.5	_	1 _	v
Vol	Data output low voltage - TTL load	(See TTL Notes)		_	V _10	v
V _{OH}	Data Output high voltage - MOS	(===::=::::::::::::::::::::::::::::::::	V _{ss} -1.5	_	V _{ss} -10	v
Vol.	Data Output low voltage — MOS	C _L = 100pF	V ₅₅ -1.5	_	V - 14	v
Ts	Unpowered nonvolatile data storage	Typical write conditions			V _{SS} -14	Years

CAPACITANCE AT $V_{IN} = V_{SS}$, ALL OTHER PINS GROUNDED (V_{SS}), f = 1MHz

Symbol	Parameter	Min	Тур	Max	Unit
Cı	Address and chip select input capacitance		5	7	pF
Cw	Write control input capacitance		10	20	pF
Csi	Strobe input capacitance	1 =	10	15	pF
Сф	φ ₁ Input Capacitance.	l <u> </u>	40	50	pF
CEE	Erase substrate capacitance	1 -	600	700	ρF
C _D	Data input/output capacitance	l –	6	10	ρF

ERASE CYCLE CHARACTERISTICS $T_A = -40^{\circ}$ C to +85° C for ER2810IR $T_A = -55^{\circ}$ C to +95° C for ER2810HR

Symbol	Parameter	Min	Тур	Max	Units
te t _R , t _F t _O	V _{FE} erase pulse width V _{FE} rise time, V _{EE} fall time Write-erase overlap	100 0.01 10	- -	1000 1.0 —	ms ms μs
Write Contro (W) Erase Substrate (V _{EE})	V _{WL} V _{EEH} V _{EEL}	-1 _E	o = 'f		_ _
Address (A $_0$ - and/or Chip Select (ϕ_1	V ////////////////////////////////////	T CARE	//////	/////	///
Data Input $(D_1 \rightarrow D_4)$	V _{0.1}	T CARE	/////	/////	777,

WRITE CYCLE CHARACTERISTICS $T_A = -40^{\circ}$ C to $+85^{\circ}$ C for ER2810IR $T_A = -55^{\circ}$ C to $+95^{\circ}$ C for ER2810HR (See Note 3

Symbol	Parameter	Min	Тур	Max	Units
Nφw	Number of φ ₁ write pulses at 100 μs ±10%, 5 μs min. dead time between pulses)	100	200	300	Pulses
t _{D7}	Write control rise to pulsed φ₁ rise delay	500	_	_	ns
tox	Address change and chip select fall to pulsed ϕ_1 rise delay	500	_	<u> </u>	ns
t ₁₃₉	Pulsed φ ₁ fall to address and chip select change delay	0.0	_	i –	μs
t _{D10}	Data input change to pulsed φ ₁ rise delay	0.0	_	_	μs
t _{D11}	Pulsed φ ₁ fall to data input change delay	0.0	_	l –	μ\$
Nw	Number of times word may be rewritten	_	_	10 ⁵	_
Write Contro (W) Erase Substrate (V EE) Address (Ag- and/or Chip Select (Pulsed φ ₁ (φ ₁)	V _{EEH} V _{EEL} V _{IH} V _{g+1} V _g	-t _{D9}	08 →	1011 H	- 1-6 X 1-1-

NOTES:

- 1. Due to the dynamic nature of the circuit a " ϕ_1 NOT" time in excess of 40 μ sec may result in a floated output condition. Consequently data must be resampled with a 40 μ sec time period following the fall of ϕ_1 to ensure its validity.
- 2. Several seconds may be required following a programming operation for the circuit to become operable in the read mode. If data is to be verified immediately following programming, a forward current of $\pm 10\%$ may be forced into the erase substrate junction (Pin 4, $\pm 10\%$), for a period not to exceed 10 milliseconds, to quickly dissipate charge trapped at internal circuit nodes.
- 3. Maximum power dissipation occurs during programming. When programming multichip systems where the application of programming voltages is required for several minutes, forced air cooling is recommended to reduce package temperature. Power is not reduced when chip is deselected.
- 4. All typical values are at +25°C and nominal voltages.
- 5. ϕ pulses are required after the fall of the chip select line to force the data outputs into a high impedance state.

READ CYCLE CHARACTERISTICS $T_A = -40^{\circ}$ C to $+85^{\circ}$ C for ER2810IR $T_{\Delta} = -55^{\circ}$ C to $+95^{\circ}$ C for ER2810HR

Symbol	Parameter (See Figures 1 through 4)	Min	Тур	Max	Units	
TA	Access time	_	1.6	2.0	μs	
t _{ø1}	Pulse width (rise and fall times ≤50ns) (See Note 1)	800	_	5000	ns	
t _{D1}	Address and chip select change to \$\phi_1\$ fall delay	400	_		ns	
t _{D2}	Φ1 Rise to address and chip select change delay	50	_	_	ns	See Note 1
t _{D3}	φ 1 Rise to data output valid delay (See Notes 1 and 2)	I - 1	_	750	ns	See Note 1
t _{D4}	Φ 1 Fall to floated output delay	l _	_	300	ns	1
N _{RA}	Number of read accesses/word between refresh	2 x 10 ¹⁰	_	-	_	
Chip Select (CS) Address (A ₀ →A ₁₀)	VIH VIL Selected		X			
ϕ_1	ν _{φ1} τ _{D2} τ _{D1} τ _{σ1} τ _{σ2} τ _{σ1} τ _{σ2} τ _{σ2} τ _{σ3} τ _{σ3} τ _{σ3} τ _{σ4}	φ1-103	02	^t _{D4} →	Ιφ1-)	
Data Output	P _H	Floating	\ 			
				Valid		loating

PIN FUNCTIONS

Chip Select (CS)

Must be in the high state to enable the data output terminals or to write data into the device.

Data Input/Output (D1-D4)

D1 through D4 are bidirectional data terminals. Data are entered on these terminals during the write cycle and read out during the read cycle. When deselected, these terminals are in a floating condition,

Write Control (W)

The write control terminal must be in the low state in order to write data into the device.

Phase One (ϕ 1)

During the write and read operations, pulses must be applied to the $\phi 1$ terminal to fully shift the memory transistor threshold voltage to its most negative state. This is required for voltage bootstrapping in the row-selection circuitry. The $\phi 1$ input is high level and not TTL-compatible.

NOTE: All control, address and data inputs are TTL-compatible with pull-up resistors.

