

8192 Bit Electrically Alterable Read Only Memory

FEATURES

- 2048 word x 4 bit organization
- 11 bit binary addressing
- $\pm 5, -14, -24V$ power supplies
- Block erasable
- 1 year unpowered data storage
- TTL compatible with pull up resistors on inputs
- Tri-state outputs
- Read time: $1.6\mu s$
- Write time: 10ms, erase time: 100ms
- Chip select


DESCRIPTION

The ER2810 IR and ER2810 HR are fully decoded 2048 x 4-bit electrically erasable and reprogrammable ROMs utilizing second-generation MNOS epitaxial processing technology.

Data is stored by applying negative writing pulses that selectively tunnel charge into the oxide-nitride interface of the gate insulator of the 8192 MNOS memory transistors. When the writing voltage is removed, the charge trapped at the interface is manifested as a negative shift in the threshold voltage of the selected memory transistors.

The ER2810 IR and ER2810 HR are screened to Mil Std. 883B/ method 5004.1/level B, pre-cap visual inspection, environmental testing, burn-in and external visual. They are available in 24 lead


PIN CONFIGURATION 24 LEAD DUAL IN LINE



ceramic dual in line packages.

Stored data may be accessed a minimum of 2×10^{10} times without refresh and is non-volatile in the unpowered state in excess of one year. Data is erased by applying a $V_{SS} - 28V$ pulse to the erase substrate of the device. Data may be reprogrammed, without degradation of the retention time, up to 10^5 times, beyond which a gradual, logarithmic fall off is seen. All outputs are at logic high when the device is in the erased state.

BLOCK DIAGRAM



ELEC. ALTERABLE
NON-VOLATILE MEMORY

ELECTRICAL CHARACTERISTICS

Maximum Ratings*

All inputs and outputs relative to V_{SS} +0.3V to -30V
 Storage temperature -65°C to +150°C
 Soldering temperature of leads (10 seconds) +300°C

* Exceeding these ratings could cause permanent damage to the device. This is a stress rating only and functional operation of this device at these conditions is not implied—operating ranges are specified in Standard Conditions. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Data labeled "typical" is presented for design guidance only and is not guaranteed.

RECOMMENDED OPERATING CONDITIONS $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$ for ER2810IR
 $T_A = -55^\circ\text{C}$ to $+95^\circ\text{C}$ for ER2810HR

Symbol	Parameter	Erase Mode			Write Mode			Read Mode			Units
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
V_{DD}	Supply Voltage	4.75	V_{SS}	$V_{SS}+0.3$	$V_{SS}-29$	$V_{SS}-28$	$V_{SS}-27$	$V_{SS}-20$	$V_{SS}-19$	$V_{SS}-18$	V
V_{SS}	Substrate supply voltage	4.75	5.0	5.25	4.75	5.0	5.25	4.75	5.0	5.25	V
V_M	Memory voltage	—	V_{SS}	—	$V_{SS}-29$	$V_{SS}-28$	$V_{SS}-27$	$V_{SS}-10.5$	$V_{SS}-10$	$V_{SS}-9.5$	V
V_R	Reference voltage	—	V_{SS}	—	—	V_{SS}	—	$V_{SS}-20$	$V_{SS}-19$	$V_{SS}-18$	V
V_{E1H}	Erase substrate input high	$V_{SS}-0.4$	V_{SS}	$V_{SS}+0.3$	$V_{SS}-0.4$	V_{SS}	$V_{SS}+0.3$	$V_{SS}-0.4$	V_{SS}	$V_{SS}+0.3$	V
V_{E1L}	Erase substrate input low	$V_{SS}-29$	$V_{SS}-28$	$V_{SS}-27$	Not Applicable			Not Applicable			V
V_{WH}	Write control input high	$V_{SS}-1.5$	V_{SS}	$V_{SS}+0.3$	$V_{SS}-1.5$	V_{SS}	$V_{SS}+0.3$	$V_{SS}-1.5$	V_{SS}	$V_{SS}+0.3$	V
V_{WL}	Write control input low	$V_{SS}-29$	—	$V_{SS}-4.4$	$V_{SS}-29$	—	$V_{SS}-4.4$	Not Applicable			V
$V_{\phi H}$	ϕ_1 input high voltage	—	V_{SS}	—	$V_{SS}-0.8$	V_{SS}	$V_{SS}+0.3$	$V_{SS}-0.8$	V_{SS}	$V_{SS}+0.3$	V
$V_{\phi L}$	ϕ_1 input low voltage	Not Applicable			$V_{SS}-29$	$V_{SS}-28$	$V_{SS}-27$	$V_{SS}-25$	$V_{SS}-19$	$V_{SS}-18$	V
V_{IH}	Address and CS input high	Don't Care			$V_{SS}-1.5$	V_{SS}	$V_{SS}+0.3$	$V_{SS}-1.5$	V_{SS}	$V_{SS}+0.3$	V
V_{IL}	Address and CS input low	Don't Care			V_{DD}	—	$V_{SS}-4.4$	V_{DD}	—	$V_{SS}-4.4$	V
V_{DH}	Data input high voltage	Don't Care			V_{DD}	—	$V_{SS}+0.3$	Not Applicable			V
V_{DL}	Data input low voltage	Don't Care			V_{DD}	—	$V_{SS}-4.4$	Not Applicable			V


STATIC ELECTRICAL CHARACTERISTICS $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$ for ER2810IR
 $T_A = -55^\circ\text{C}$ to $+95^\circ\text{C}$ for ER2810HR
 (NO EXTERNAL LOADS EXCEPT AS NOTED)

Symbol	Parameter	Conditions All Pins at V_{SS} Unless Noted	Min	Typ	Max	Unit
I_{IS}	Input leakage current (except pins 1, 2, 4, 5, 6, 7, 8, and 24) at $V_{SS}-15\text{V}$	$\phi_1 = V_{DD} = V_{SS}-20$	—	—	-2.0	μA
$I_{\phi 1}$	ϕ_1 leakage current at $V_{SS}-29\text{V}$	$V_{DD} = V_{SS}-29$, $W = V_{SS}-25$	—	—	-200	μA
I_o	Output leakage current at $V_{SS}-15\text{V}$	Chip deselected	—	—	-10.0	μA
I_{E1}	Erase leakage current at $V_{SS}-28\text{V}$	$\bar{W} = V_{SS}-25$	—	—	-200	μA
I_{DD1}	V_{DD} supply current - read mode at $V_{SS}-19\text{V}$	Outputs open (See Figure 6)	—	16	20	mA
I_{DD2}	V_{DD} supply current - Write mode at $V_{SS}-28\text{V}$	Outputs open (See Figure 5)	—	30	40	mA
V_{OH}	Data output high voltage - TTL load	One Series 7400 TTL load with $R_S = 1\text{K}$, $V_{CC} = V_{SS}$ (See TTL Notes)	$V_{SS}-1.5$	—	—	V
V_{OL}	Data output low voltage - TTL load		—	—	$V_{SS}-10$	V
V_{OH}	Data Output high voltage - MOS		$V_{SS}-1.5$	—	—	V
V_{OL}	Data Output low voltage - MOS		—	—	$V_{SS}-14$	V
T_S	Unpowered nonvolatile data storage	$C_L = 100\text{pF}$ Typical write conditions	1	—	—	Years


CAPACITANCE AT $V_{IN} = V_{SS}$, ALL OTHER PINS GROUNDED (V_{SS}), $f = 1\text{MHz}$

Symbol	Parameter	Min	Typ	Max	Unit
C_1	Address and chip select input capacitance	—	5	7	pF
C_W	Write control input capacitance	—	10	20	pF
C_{S1}	Strobe input capacitance	—	10	15	pF
$C_{\phi 1}$	ϕ_1 Input Capacitance	—	40	50	pF
C_{E1}	Erase substrate capacitance	—	600	700	pF
C_D	Data input/output capacitance	—	6	10	pF

ERASE CYCLE CHARACTERISTICS $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$ for ER28101R
 $T_A = -55^\circ\text{C}$ to $+95^\circ\text{C}$ for ER2810HR



WRITE CYCLE CHARACTERISTICS $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$ for ER28101R
 $T_A = -55^\circ\text{C}$ to $+95^\circ\text{C}$ for ER2810HR (See Note 3)




- NOTES:
1. Due to the dynamic nature of the circuit a " ϕ_1 NOT" time in excess of $40\ \mu\text{sec}$ may result in a floated output condition. Consequently data must be resampled with a $40\ \mu\text{sec}$ time period following the fall of ϕ_1 to ensure its validity.
 2. Several seconds may be required following a programming operation for the circuit to become operable in the read mode. If data is to be verified immediately following programming, a forward current of $+1\text{mA} \pm 10\%$ may be forced into the erase substrate junction (Pin 4, V_{EE}), for a period not to exceed 10 milliseconds, to quickly dissipate charge trapped at internal circuit nodes.
 3. Maximum power dissipation occurs during programming. When programming multichip systems where the application of programming voltages is required for several minutes, forced air cooling is recommended to reduce package temperature. Power is not reduced when chip is deselected.
 4. All typical values are at $+25^\circ\text{C}$ and nominal voltages.
 5. ϕ pulses are required after the fall of the chip select line to force the data outputs into a high impedance state.

READ CYCLE CHARACTERISTICS $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$ for ER2810IR
 $T_A = -55^\circ\text{C}$ to $+95^\circ\text{C}$ for ER2810HR

Symbol	Parameter (See Figures 1 through 4)	Min	Typ	Max	Units
T_A	Access time	—	1.6	2.0	μs
$t_{\phi 1}$	Pulse width (rise and fall times $< 50\text{ns}$) (See Note 1)	800	—	5000	ns
t_{D1}	Address and chip select change to ϕ_1 fall delay	400	—	—	ns
t_{D2}	ϕ_1 Rise to address and chip select change delay	50	—	—	ns
t_{D3}	ϕ_1 Rise to data output valid delay (See Notes 1 and 2)	—	—	750	ns
t_{D4}	ϕ_1 Fall to floated output delay	—	—	300	ns
N_{RA}	Number of read accesses/word between refresh	2×10^{10}	—	—	—

See Note 1
See Note 2



PIN FUNCTIONS

Chip Select (CS)

Must be in the high state to enable the data output terminals or to write data into the device.

Data Input/Output (D1-D4)

D1 through D4 are bidirectional data terminals. Data are entered on these terminals during the write cycle and read out during the read cycle. When deselected, these terminals are in a floating condition.

Write Control (\bar{W})


The write control terminal must be in the low state in order to write data into the device.

Phase One (ϕ_1)


During the write and read operations, pulses must be applied to the ϕ_1 terminal to fully shift the memory transistor threshold voltage to its most negative state. This is required for voltage bootstrapping in the row-selection circuitry. The ϕ_1 input is high level and not TTL-compatible.

NOTE: All control, address and data inputs are TTL-compatible with pull-up resistors.


ER2810 OPERATION



TTL INTERFACE



MOS INTERFACE



ELEC. ALTERABLE
NON-VOLATILE MEMORY